2004 Apr 05
87
Philips Semiconductors
Product specification
XGA dual input flat panel controller
SAA6713H
7.17.11 P
ROGRAMMABLE OUTPUT DRIVE STRENGTH
For all data and control signals of the output interface
(PA[7:0], PB[7:0], PC[7:0], PD[7:0], PE[7:0], PF[7:0],
CSG[9:0], INVA, INVB, OUTEN and PWM) a
programmable output drive strength up to 15 mA is
provided (in 8 steps and starting at 2.9 mA); see Table 59.
For the PCLK output, a programmable output drive up to
30 mA is provided (in 8 steps and starting at 5.8 mA);
see Table 59.
Individual drive strength programming is possible for each
8-bit group of data signals (see Table 60). The drive
strength of control and clock signals are programmable
individually. This is necessary to drive the multiple source
and gate drivers directly.
Table 59
Programmable drive strength
DS2
DS1
DS0
DATA AND
CONTROL
OUTPUTS
(mA)
PCLK
OUTPUT
(mA)
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
2.9
3.4
4
5
6
8
11
15
5.8
6.8
8
10
12
16
22
30
Table 60
Output interface drive strength
BIT
DESCRIPTION
REMARK
pin_drv_inva[2:0]
pin_drv_invb[2:0]
pin_drv_pa[2:0]
pin_drv_pb[2:0]
pin_drv_pc[2:0]
pin_drv_pd[2:0]
pin_drv_pe[2:0]
pin_drv_pf[2:0]
pin_drv_csg0[2:0]
pin_drv_csg1[2:0]
pin_drv_csg2[2:0]
pin_drv_csg3[2:0]
pin_drv_csg4[2:0]
pin_drv_csg5[2:0]
pin_drv_csg6[2:0]
pin_drv_csg7[2:0]
pin_drv_csg8[2:0]
pin_drv_csg9[2:0]
pin_drv_pwm[2:0]
pin_drv_outen[2:0]
pin_drv_pclk[2:0]
output drive strength for INVA
output drive strength for INVB
output drive strength for PA
output drive strength for PB
output drive strength for PC
output drive strength for PD
output drive strength for PE
output drive strength for PF
output drive strength for CSG0
output drive strength for CSG1
output drive strength for CSG2
output drive strength for CSG3
output drive strength for CSG4
output drive strength for CSG5
output drive strength for CSG6
output drive strength for CSG7
output drive strength for CSG8
output drive strength for CSG9
output drive strength for PWM
output drive strength for OUTEN
output drive strength for PCLK
from 2.9 mA (reset) to 15 mA; see Table 59
from 5.8 mA (reset) to 30 mA; see Table 59