- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385813 > SAA6713H (NXP Semiconductors N.V.) XGA dual input flat panel controller PDF資料下載
參數(shù)資料
| 型號： | SAA6713H |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | XGA dual input flat panel controller |
| 中文描述： | 雙輸入的XGA液晶控制器 |
| 文件頁數(shù)： | 65/103頁 |
| 文件大?。?/td> | 521K |
| 代理商： | SAA6713H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
2004 Apr 05
65
Philips Semiconductors
Product specification
XGA dual input flat panel controller
SAA6713H
Different property register write modes can be selected,
allowing to accelerate the I
2
C-bus programming of OSD
windows with characters sharing the contents of one or
more property registers. Parameter write_mode of register
OSDT_MASK (see Table 41) controls which of the three
property registers OSDT_PROP2 to OSDT_PROP0 have
to be updated until the character information is internally
written into the window RAM. The registers are activated
by write_mode according to Table 43. Only once all
activated registers have been updated via the I
2
C-bus, the
character is written into the window RAM and the cursor
position defined by OSDT_CURX and OSDT_CURY is
advanced to the next window element. The information of
an inactive property register is still included in the
character definition, but the register does not have to be
rewritten for every new character definition.
Example 1: for a single-coloured ASCII character-based
OSD, write_mode is set to ‘001’ and property registers
OSDT_PROP2 and OSDT_PROP1 have only to be
defined initially, all window elements are then defined by
consecutive writing of OSDT_PROP0. With every write
operation to OSDT_PROP0 a new window element is
defined.
The I
2
C-bus burst access is also supported for the
property registers specified by parameter write_mode as
specified in Table 43. The active property register values
of consecutive window elements can be transmitted in the
I
2
C-bus burst mode without the requirement of repeating
device addressing and the transmission of the subaddress
for every character or property register.
Example 2: for a multi-coloured OSD, write_mode is set
to 6 to activate only OSDT_PROP1 and OSDT_PROP0.
OSDT_PROP2 is set initially. The OSD can then be
programmed with one I
2
C-bus write burst consisting of
device addressing byte, the OSDT_PROP1 subaddress
followed by OSDT_PROP1 value of first character,
OSDT_PROP0 value of first character, OSDT_PROP1
value of second character, OSDT_PROP0 value of
second character, OSDT_PROP1 value of third character
etc. After each transmission of an OSDT_PROP0 value
the character definition is transferred into the window
RAM. The masking bits (see Table 42) are used as a data
filter that specifies which parts of the complete
OSDT_PROP word (23 bits) are written to the RAM and
which are masked out. Each attribute will only be updated
in the OSD text window RAM element if its mask bit is set
to logic 1. If that is not the case, the window RAM will
ignore this part of the OSDT_PROP register and will keep
up its previously defined value for this part at the selected
OSD text window element.
Table 41
OSDT_MASK register
Table 42
OSDT_MASK register bit description
REGISTER
D7
D6
D5
D4
D3
D2
D1
D0
OSDT_MASK blink_mask shadow_mask bg_mask
fg_mask
code_mask write_mode[2:0]
BIT
DESCRIPTION
blink_mask
1: blink[1:0] property will be written according to actual OSDT_PROP2 settings
0: blink[1:0] property will not be modified
1: shadow property will be written according to actual OSDT_PROP2 settings
0: shadow property will not be modified
1: all background information will be written according to actual property settings (OSDT_PROP2:
bg_trans, bg_alpha and OSDT_PROP1: bg_colour)
0: the background property will not be modified
1: all foreground information will be written according to actual property settings (OSDT_PROP2:
fg_trans, fg_alpha and OSDT_PROP1: fg_colour)
0: the foreground property will not be modified
1: the charcode property will be written according to actual property settings (OSDT_PROP1:
ROM, charcode[8] and OSDT_PROP0: charcode[7:0])
0: the charcode property will not be modified
write mode selection (see Table 43)
shadow_mask
bg_mask
fg_mask
code_mask
write_mode[2:0]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7110 | Digital Multistandard Colour Decoder(數(shù)字多標(biāo)準(zhǔn)彩色譯碼器) |
| SAA7111 | Video Input Processor VIP |
| SAA7120H | Digital video encoder |
| SAA7152 | Digital Video Comb Filter DCF |
| SAA7184 | Digital Video Encoders DENC2-M6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA6713H/V1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA dual input flat panel controller |
| SAA6721 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:SXGA RGB to TFT graphics engine |
| SAA6721E | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:SXGA RGB to TFT graphics engine |
| SAA6750 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Encoder for MPEG2 image recording EMPIRE |
| SAA6750H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Encoder for MPEG2 image recording EMPIRE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。