- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385813 > SAA6713H (NXP Semiconductors N.V.) XGA dual input flat panel controller PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA6713H |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | XGA dual input flat panel controller |
| 中文描述： | 雙輸入的XGA液晶控制器 |
| 文件頁數(shù)： | 14/103頁 |
| 文件大?。?/td> | 521K |
| 代理商： | SAA6713H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
2004 Apr 05
14
Philips Semiconductors
Product specification
XGA dual input flat panel controller
SAA6713H
7.1.2.4
I
2
C-bus subaddress
When transmitting a series of data bytes, after a data byte
has been written or read, the subaddress for the following
byteisautomaticallyupdatedtoallowburstaccess.During
burst access a sequence of data bytes is written or read
without repeated device or subaddressing. In general, the
I
2
C-bus auto-increment feature uses the next higher
subaddress as the succeeding byte’s subaddress.
Auto-incrementing is suppressed for several addresses
that provide access to the on-chip parameter RAM. In the
event of upscaler register USC_LUT_DATA (02H at
page 7) subsequent data is written to the same
subaddress and the scaling curve RAM address is
incremented instead.
For OSD registers OSDT_PROP2 to OSDT_PROP0,
OSDB_DEF and OSDP_DEF (0FH to 11H, 31H and 4CH
at page 8) and colour look-up table register
CL_VALUE_LO (03H at page 10) different subaddress
update modes are selectable and are described in the
respective subsection.
7.1.2.5
Multiple byte parameters
Parameters or read-out data words consisting of more
than 8 bits are mapped into the address space in the order
highest byte at the lowest address to lowest byte at the
highest address. Multiple byte configuration parameters
have to be written lowest address first and only become
effective, once the byte of the highest address was written.
Multiple byte read registers have to be read-out in the
same order.
7.1.2.6
I
2
C-bus test register
Register IIC_TEST (02H at page 0) is a read and write
register that can be used to verify correct operations of the
I
2
C-bus. Any programmed value can be read back.
7.1.3
I
2
C-
BUS REGISTER LISTING
The global registers are listed in Table 6.
The page-mapped registers are listed for each register
page in Tables 7 to 17.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7110 | Digital Multistandard Colour Decoder(數(shù)字多標(biāo)準(zhǔn)彩色譯碼器) |
| SAA7111 | Video Input Processor VIP |
| SAA7120H | Digital video encoder |
| SAA7152 | Digital Video Comb Filter DCF |
| SAA7184 | Digital Video Encoders DENC2-M6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA6713H/V1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA dual input flat panel controller |
| SAA6721 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:SXGA RGB to TFT graphics engine |
| SAA6721E | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:SXGA RGB to TFT graphics engine |
| SAA6750 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Encoder for MPEG2 image recording EMPIRE |
| SAA6750H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Encoder for MPEG2 image recording EMPIRE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。