- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385813 > SAA6713H (NXP Semiconductors N.V.) XGA dual input flat panel controller PDF資料下載
參數(shù)資料
| 型號： | SAA6713H |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | XGA dual input flat panel controller |
| 中文描述： | 雙輸入的XGA液晶控制器 |
| 文件頁數(shù)： | 47/103頁 |
| 文件大?。?/td> | 521K |
| 代理商： | SAA6713H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
2004 Apr 05
47
Philips Semiconductors
Product specification
XGA dual input flat panel controller
SAA6713H
The interrupt flags are accessible at the global interrupt
stateregisterGC_INT_STAT(FEH)andarereadable.The
flags are only cleared (set to LOW) if a logic 1 is written
into the corresponding bit in GC_INT_STAT.
The interrupt conditions are maskable by the
corresponding programming bit in GC_INT_MASK (FDH);
a logic 1 is enabling the particular interrupt condition.
7.7
Triple analog-to-digital converter
The integrated triple ADC samples analog RGB signals of
up to 110 MHz with a resolution of 8 bits per colour
component and provide automatic brightness and contrast
control (see Fig.11). The sample clock is generated by the
line-locked PLL (see Section
7.4.3
), but can also be
applied externally. The triple ADC is automatically
enabled, when analog RGB is selected as input source.
The time frames for the ADC automatic brightness and
gain control are defined by clamp and gain correction
pulses generated by the input interface. During these
times the ADCs adjust brightness and gain according to
the programmable brightness and contrast values defined
by adc_red_brightness to adc_blue_contrast at registers
ADC_R_BRItoADC_B_CON(01H to 06Hatpage 1),that
have to be provided in 2s-complement form between
128 (80H) and +127 (7FH).
Not all combinations of contrast and brightness settings
are allowed. Combining very low contrast (low gain)
together with low brightness (more black than black) is not
allowed. These combinations would result in a very low
input DC level, which would result in the clamp circuit
going out of saturation. This would lead to unpredictable
behaviour of the clamp level. The allowed region for the
gain value is limited between 27 and 110.
The clamp and gain correction pulse generation is
programmed via registers II_ADC_CTRL and
II_CLAMP_ON to II_GAINC_OFF (02H to 06H at page 4).
Clamp pulse generation is enabled by clamp_en. The
beginning of the clamp pulse CLAMP is marked by
clamp_on_delay as an offset to the second edge of the
hsync pulse, the end by clamp_off_delay as shown in
Fig.10. The polarity of CLAMP is given with clamp_pol;
logic 1 is HIGH active and logic 0 is LOW active. During
the clamp pulse, that should fall into the hsync backporch,
theADCseachmatchthesampledblackleveloutputvalue
to the value given by adc_red_brightness,
adc_green_brightness and adc_blue_brightness
respectively.
The gain correction pulse GAINC is the delayed hsync.
The first edge of the hsync is delayed by gainc_on_delay
and the second edge by gainc_off_delay (see Fig.10). The
polarity is programmed by gainc_pol; logic 1 is HIGH
active and logic 0 is LOW active. The gain correction pulse
generation is enabled by setting gainc_en. During gain
correction the ADC inputs are connected to a reference
voltage and by gain adjustment the output is matched to
adc_red_contrast, adc_green_contrast and
adc_blue_contrast.
handbook, full pagewidth
MHC218
RGB data
GAINC
CLAMP
gainc_off_delay
gainc_on_delay
clamp_on_delay
clamp_off_delay
Fig.10 Gain adjustment and clamp pulse generation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7110 | Digital Multistandard Colour Decoder(數(shù)字多標準彩色譯碼器) |
| SAA7111 | Video Input Processor VIP |
| SAA7120H | Digital video encoder |
| SAA7152 | Digital Video Comb Filter DCF |
| SAA7184 | Digital Video Encoders DENC2-M6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA6713H/V1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA dual input flat panel controller |
| SAA6721 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:SXGA RGB to TFT graphics engine |
| SAA6721E | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:SXGA RGB to TFT graphics engine |
| SAA6750 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Encoder for MPEG2 image recording EMPIRE |
| SAA6750H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Encoder for MPEG2 image recording EMPIRE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。