參數(shù)資料
型號： PCA5010H
廠商： NXP Semiconductors N.V.
英文描述： Pager baseband controller
中文描述： 傳呼機(jī)基帶控制器
文件頁數(shù)： 99/112頁
文件大?。?/td> 627K
代理商： PCA5010H
1998 Nov 02
99
Philips Semiconductors
Product specification
Pager baseband controller
PCA5010
Fig.68 Parallel programming mode.
handbook, full pagewidth
MGR351
PROGRAMMER
LS0
LS1
PGM
RdStrb
GBMbpB
WEB
ADDL/ADDH/DATA I/O
PCA5010
P2.0
P2.1
P2.2
P2.3
P2.4
P2.5
P2.6
P2.7
P0.0 to P0.7
SIG
SEC
MIN
PSEN
ALE
EA
MOUT2
MOUT1
RESETN
VDD
RESETIN
VDD, VDDA, VDD(DC), VBAT
VSS, VSSA, VSS(DC)
CLOCK
TCLK, XTL1
VSS
VPP
VPP
15.3
Entering the parallel programming mode
The parallel programming mode has been implemented as
a general test mode of the PCA5010. This mode can be
entered by applying 000 to pins PSEN, ALE, and EA
during reset. For the initializing sequence a clock of
76.8 kHz at XTL1 is expected and the supply voltage V
DD
must be higher then 2.2 V. At the rising edge of RESOUT
these signals are latched and the code 000 leads to
parallel programming mode. The high voltage pin V
PP
can
be either HIGH or V
DD
.
Since PSEN and ALE are output signals of the PCA5010
after reset, a pull-down (strong enough to overdrive the
internal 100
μ
A pull-up of the PCA5010) should be used to
drive the outputs LOW. Alternatively the LOW can be
driven with a 3-state buffer which is enabled with
RESOUT = LOW.
The microcontroller fetches instructions from Port 0 in
external mode. Data fetching is controlled by PSEN and
ALE. This is the standard data fetch in external mode.
A clock has to be supplied to TCLK while entering the
parallel programming mode. Before entering the parallel
programming mode, Port 2 should be set to 30H and the
microcontroller should be put in Idle mode by setting the bit
PCON.0 (address 87H).
The test mode is activated by making EA equal to logic 1.
The mode entering sequence is given in Table 65.
Before entering the parallel program mode Port 2 can be
an output port (dependent on the reset configuration of this
port). As soon as the parallel programmed mode is entered
Port 2 is an input.
After entering the parallel programming mode this mode
has to be initialized. The OTP test latch has to be loaded
with code 01H to set the sense amplifiers in verify mode.
Before a byte can be programmed a verify has to be
performed to check if programming is not blocked by the
security (see Section 15.10). The address of this verify
cycle is not important and the address latches do not have
to be loaded. After this initialization the PCA5010 is ready
for programming. Parallel program initialization is shown in
Fig.71.
The security check can be replaced by another read action
e.g reading the security or signature bytes (see
Section 15.9).
It should be noted that this paragraph is only
applicable for the first series. It can be neglected in the
future.
To prevent problems with the self timed loop it is
advised to set the circuit in DC read mode during verify.
This is achieved by writing 09H instead of 01H into the
OTP test latch.
相關(guān)PDF資料
PDF描述
PCA82C200 STAND-ALONE CAN-CONTROLLER
PCA82C200P STAND-ALONE CAN-CONTROLLER
PCA82C200T STAND-ALONE CAN-CONTROLLER
PCA82C250 CAN controller interface
PCA82C250U CAN controller interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCA5010H/XXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|QFP|48PIN|PLASTIC
PCA503HL320 制造商:ADAM-TECH 制造商全稱:Adam Technologies, Inc. 功能描述:ZIF FLEX CIRCUIT CONNECTOR
PCA503HU320 制造商:ADAM-TECH 制造商全稱:Adam Technologies, Inc. 功能描述:ZIF FLEX CIRCUIT CONNECTOR
PCA503V320 制造商:ADAM-TECH 制造商全稱:Adam Technologies, Inc. 功能描述:ZIF FLEX CIRCUIT CONNECTOR
PCA5075 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Power Control/Management
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*