參數(shù)資料
型號(hào)： MT90500
廠(chǎng)商： Mitel Networks Corporation
英文描述： Multi-Channel ATM AAL1 SAR(多通道 ATM AAL1分段及重組設(shè)備（基于通訊總線(xiàn)的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）)
中文描述： 多通道自動(dòng)柜員機(jī)AAL1特區(qū)（多通道自動(dòng)柜員機(jī)AAL1分段及重組設(shè)備（基于通訊總線(xiàn)的系統(tǒng)與空中交通管理網(wǎng)絡(luò)的接口））
文件頁(yè)數(shù)： 91/159頁(yè)
文件大小： 514K
代理商： MT90500
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)當(dāng)前第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
91
5.2.3
RX_SAR Registers
Table 26 - RX_SAR Control Register
Address: 3000 (Hex)
Label: RXSCR
Reset Value: 0000 (Hex)
Label
Bit Position
Type
Description
APEMS
0
R/W
AAL1-byte Parity Error Misc. Select. When this bit is set, a parity error in the AAL1-byte
increments the RX_SAR Misc. Event Counter Register (3012h) and affects the RX_SAR
Misc. Event ID Register (3010h).
ACEMS
1
R/W
AAL1-byte CRC Error Misc. Select. When this bit is set, a CRC error in the AAL1-byte
increments the RX_SAR Misc. Event Counter Register (3012h) and affects the RX_SAR
Misc. Event ID Register (3010h).
SNEMS
2
R/W
AAL1 Sequence Number Error Misc. Select. When this bit is set, a sequence number error
in the AAL1-byte increments the RX_SAR Misc. Event Counter Register (3012h) and
affects the RX_SAR Misc. Event ID Register (3010h).
PPEMS
3
R/W
Pointer-byte Parity Error Misc. Select. When this bit is set, a parity error in the pointer-byte
(for P-Type cells only) increments the RX_SAR Misc. Event Counter Register (3012h) and
affects the RX_SAR Misc. Event ID Register (3010h).
POREMS
4
R/W
Pointer-byte Out of Range Error Misc. Select. When this bit is set, an out of range pointer-
byte (for P-Type cells only) increments the RX_SAR Misc. Event Counter Register (3012h)
and affects the RX_SAR Misc. Event ID Register (3010h).
APEIE
5
R/W
AAL1-byte Parity Error Interrupt Enable. ‘0’ = Disabled; ‘1’ = Enabled. When enabled, a ‘1’
on APE in Register 3002h will force a ‘1’ on RX_SAR_SERV in Register 0002h.
ACEIE
6
R/W
AAL1-byte CRC Error Interrupt Enable. ‘0’ = Disabled; ‘1’ = Enabled. When enabled, a ‘1’
on ACE in Register 3002h will force a ‘1’ on RX_SAR_SERV in Register 0002h
SNEIE
7
R/W
AAL1-byte Sequence Number Error Interrupt Enable. ‘0’ = Disabled; ‘1’ = Enabled. When
enabled, a ‘1’ on SNE in Register 3002h will force a ‘1’ on RX_SAR_SERV in Register
0002h
PPEIE
8
R/W
Pointer-byte Parity Error Interrupt Enable. ‘0’ = Disabled; ‘1’ = Enabled. When enabled, a
‘1’ on PPE in Register 3002h will force a ‘1’ on RX_SAR_SERV in Register 0002h
POREIE
9
R/W
Pointer-byte Out of Range Error Interrupt Enable. ‘0’ = Disabled; ‘1’ = Enabled. When
enabled, a ‘1’ on PORE in Register 3002h will force a ‘1’ on RX_SAR_SERV in Register
0002h
WUREIE
10
R/W
Write Underrun Error Interrupt Enable. ‘0’ = Disabled; ‘1’ = Enabled. When enabled, a ‘1’
on WURE in Register 3002h will force a ‘1’ on RX_SAR_SERV in Register 0002h
WOREIE
11
R/W
Write Overrun Error Interrupt Enable. ‘0’ = Disabled; ‘1’ = Enabled. When enabled, a ‘1’ on
WORE in Register 3002h will force a ‘1’ on RX_SAR_SERV in Register 0002h
MCRIE
12
R/W
Misc. Counter Rollover Interrupt Enable. ‘0’ = Disabled; ‘1’ = Enabled. When enabled, a ‘1’
on MCR in Register 3002h will force a ‘1’ on RX_SAR_SERV in Register 0002h
WURCRIE
13
R/W
Write UnderRun Counter Rollover Interrupt Enable. ‘0’ = Disabled; ‘1’ = Enabled. When
enabled, a ‘1’ on WURCR in Register 3002h will force a ‘1’ on RX_SAR_SERV in Register
0002h
WORCRIE
14
R/W
Write Overrun Counter Rollover Interrupt Enable. ‘0’ = Disabled; ‘1’ = Enabled. When
enabled, a ‘1’ on WORCR in Register 3002h will force a ‘1’ on RX_SAR_SERV in Register
0002h
TESTS
15
R/W
Test Status. When HIGH, this bit forces all the status events in the RX_SAR Status
Register at 3002h to occur. Also increments the RX_SAR Misc. Event Counter Register
(3012h), the RX_SAR Underrun Event Counter (3022h), and the RX_SAR Overrun Event
Counter (3032h) and affects the contents of the RX_SAR Misc. Event ID Register (3010h),
the RX_SAR Underrun Event ID Register (3020h), and the RX_SAR Overrun Event ID
Register (3030h). Used for test purposes only.
相關(guān)PDF資料
PDF描述
MT90500 Multi-Channel ATM AAL1 SAR
MT90500AL Multi-Channel ATM AAL1 SAR
MT90502 Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備（基于通訊總線(xiàn)的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）)
MT90732AP Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90732 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90500AL 制造商:MITEL 制造商全稱(chēng):Mitel Networks Corporation 功能描述:Multi-Channel ATM AAL1 SAR
MT90500AL-ENG1 制造商:Mitel Networks Corporation 功能描述:
MT90502 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR
MT90502_06 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR
MT90502AG 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。