參數資料
型號： MT90500
廠商： Mitel Networks Corporation
英文描述： Multi-Channel ATM AAL1 SAR(多通道 ATM AAL1分段及重組設備（基于通訊總線的系統與ATM網絡的接口）)
中文描述： 多通道自動柜員機AAL1特區(qū)（多通道自動柜員機AAL1分段及重組設備（基于通訊總線的系統與空中交通管理網絡的接口））
文件頁數： 88/159頁
文件大?。?/td> 514K
代理商： MT90500
MT90500
88
SCHEDULE
6
R/O/L
Scheduler Error. The TX_SAR has too heavy a work load (e.g. too many events per
scheduler frame; uneven distribution of events throughout the scheduler). To recover, the
schedulers must be stopped and re-balanced. The TX Control Structures must also be re-
initialized. Writing a ‘1’ over this bit clears it.
Fatal error.
Reserved
14:7
R/O
Reserved. Always read as “000_0000_0”.
TXSERV
15
R/W
TX Service. This bit is set if bit<5> or bit<6> is set.
Table 19 - TX_SAR Scheduler Base Register
Address: Scheduler A: 2010 (Hex); Scheduler B: 2020 (Hex); Scheduler C: 2030 (Hex)
Label: TESBAA; TESBAB; TESBAC
Reset Value: 0000 (Hex)
Label
Bit Position
Type
Description
SBASE
11:0
R/W
Scheduler Base Address. This register contains bits<20:9> of the base address of an
event scheduler. Bits<8:0> are always 000h. This register must not be changed when the
scheduler is enabled.
ENTRY
15:12
R/W
Entries per Frame. This register contains the number of entries in one frame on the
scheduler. “0000” = 8 entries; “0001” = 16 entries; “0010” = 32 entries; all other values are
reserved. This register must not be changed when the scheduler is enabled.
Note:
All scheduler entries must be read from external SSRAM to check if they are active or inactive. Better memory-bandwidth efficiency is
achieved with fewer entries-per-frame and events distributed throughout the frames of the scheduler, as opposed to having bursts of events
and many inactive entries.
Table 20 - TX_SAR Frame End Register
Address: Scheduler A: 2012 (Hex); Scheduler B: 2022 (Hex); Scheduler C: 2032 (Hex)
Label: TESFEA; TESFEB; TESFEC
Reset Value: 0000 (Hex)
Label
Bit Position
Type
Description
SHTEND
7:0
R/W
Short End Frame. This register indicates the number of the last frame when the scheduler
is executing a short turn. This register must not be changed when the scheduler is
enabled.
LNGEND
15:8
R/W
Long End Frame. This register indicates the number of the last frame when the scheduler
is executing a long turn. This register must not be changed when the scheduler is enabled.
Table 21 - TX_SAR End Ratio Register
Address: Scheduler A: 2014 (Hex); Scheduler B: 2024 (Hex); Scheduler C: 2034 (Hex)
Label: TESERA; TESERB; TESERC
Reset Value: 0000 (Hex)
Label
Bit Position
Type
Description
RATIO
2:0
R/W
Long/Short Ratio. This register indicates how many long turns a scheduler must execute
for one short turn. In other words, the value in this register is the non-P: P-cell ratio. For
pointerless cells, the value must be “000”. For structured cells, the value can be “001”
(1:1), “011” (3:1), or “111” (7:1). This register must not be changed when the scheduler is
enabled.
Table 18 - TX_SAR Status Register
Address: 2002 (Hex)
Label: TXSS
Reset Value: 0000 (Hex)
Label
Bit
Position
Type
Description
相關PDF資料
PDF描述
MT90500 Multi-Channel ATM AAL1 SAR
MT90500AL Multi-Channel ATM AAL1 SAR
MT90502 Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設備（基于通訊總線的系統與ATM網絡的接口）)
MT90732AP Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90732 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
相關代理商/技術參數
參數描述
MT90500AL 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Multi-Channel ATM AAL1 SAR
MT90500AL-ENG1 制造商:Mitel Networks Corporation 功能描述:
MT90502 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR
MT90502_06 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR
MT90502AG 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*