- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT90500 (Mitel Networks Corporation) Multi-Channel ATM AAL1 SAR(多通道 ATM AAL1分段及重組設(shè)備（基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90500 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Multi-Channel ATM AAL1 SAR(多通道 ATM AAL1分段及重組設(shè)備（基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) |
| 中文描述： | 多通道自動(dòng)柜員機(jī)AAL1特區(qū)（多通道自動(dòng)柜員機(jī)AAL1分段及重組設(shè)備（基于通訊總線的系統(tǒng)與空中交通管理網(wǎng)絡(luò)的接口）） |
| 文件頁(yè)數(shù)： | 48/159頁(yè) |
| 文件大?。?/td> | 514K |
| 代理商： | MT90500 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
48
4.3.2
TX_SAR Process
Figure 19 at the end of this section gives an overview of the processes explained below. A theoretical overview
of scheduler operation is given above, in Section 4.3.1.3.
4.3.2.1
Transmit Event Schedulers
As discussed in Section 4.1.3, a 64-byte Transmit Circular Buffer is maintained in external memory for each
TDM channel whose data needs to be transmitted on the ATM link. Structures known as “transmit event
schedulers” are used to tell the hardware when a cell needs to be assembled for transmission.
The three transmit event schedulers all have similar properties and individual configuration registers. Each
transmit scheduler is divided into a programmable number of “frames”. The circuitry operates to constrain each
scheduler frame to last an average of 125
μ
s, which is the time required for 1 byte to be received / transmitted
on each TDM channel. Within each frame 8, 16, or 32 VC Pointers can be programmed to transmit cells.
When multiple schedulers are used simultaneously, one must assume that any frame in one scheduler can be
superposed onto any frame in another scheduler. To limit cell delay variation, each frame (composed of events
from one, two, or three schedulers) should contain no more than 45 VC Pointers (or transmission events) for
155 Mbps systems, and no more than 7 VC Pointers for 25 Mbps systems. For example, if three schedulers are
programmed and each scheduler’s most-filled frame contains respectively 22, 8, and 28 VC Pointers, the worst
case scenario is a frame with 58 cells, thus over the 45 VC Pointers per frame limit for 155 Mbps. This type of
situation must be avoided to minimize the cell delay variation resulting from an unbalanced or temporarily
overloaded transmit scheduler. The TX_SAR will generate a fatal “SCHEDULE” error (see TX_SAR Status
Register at 2002h) if the schedulers fall behind in their scheduled cell transmission by 8 frames. This would be
caused when more than 8 consecutive frames contain more than 7 (25 Mbps) or 45 (155 Mbps) VC Pointers.
The same error may also occur when the TX_SAR is heavily loaded and other processes are using more
bandwidth than they normally do. The RX_SAR and UTOPIA modules use the external memory’s bandwidth
unevenly over time, depending on the rate at which cells arrive. They can cause “SCHEDULE” errors in the
TX_SAR when the MT90500 is near its maximum load. This error is generated by the TX_SAR when it is at
least 8 frames (1 ms) late.
To prevent cell delay variation, “SCHEDULE” errors, and TDM data unavailability, the software that configures
the TX_SAR should use an efficient algorithm to fill the event schedulers. Events that send cells on the same
VC must be evenly distributed in the event scheduler. The distance between two events associated with the
same VC must be as constant as possible. For an 8-channel AAL1-SDT type cell (with a pointer byte sent in
cell #0 of each sequence), the distance between two events must be 46.975/8 ~ 5.86 frames. Since this
number must be an integer, the event spacing should be 6-6-6-5-6-6-6-5 frames. This regular transmission of
cells is also important in limiting the CDV (Cell Delay Variation) of the transmitted cells.
Each programmable event scheduler is composed of a “base address”, a “short end”, a “l(fā)ong end”, a “l(fā)ong/
short ratio” and a certain number of events per frame, as shown in Figure 15. This information is set in the
TX_SAR registers located at addresses 2010h/2020h/2030h, 2012h/2022h/2032h, and 2014h/2024h/2034h.
The key to supporting different cell types is to have a programmable short and long end for each scheduler. For
AAL1-SDT type cells, the scheduler ends at frame 45 for P-Type cells (short end) and at frame 46 for non P-
Type cells (long end). The ratio between the long and short end can be programmed to either 1 (to generate P-
Type cells every even-numbered cell), 3 (to generate P-Type cells every other even-numbered cell), or 7 (to
generate P-Type cells once in every 8-cell sequence). The PSEL field in the Transmit Control Structure
(Figure 16) must represent the long/short ratio in the event scheduler, except in the case of partially-filled cells.
For a VC which is to carry partially filled cells, the long/short ratio is set to 0.
When the long/short ratio is equal to 0, the scheduler always counts to the long end before returning to frame
0. This mode is used for CBR-AAL0, CBR-AAL5, pointerless AAL1 Structured Data Transfer, and partially-filled
cell formats, since the number of CBR payload bytes in these cells is constant (regardless of the value of the
PSEL field). For a partially filled P-type cell (i.e. containing an AAL1 pointer-byte) one less pad byte is inserted
after the TDM data than for a partially filled cell without a pointer byte. The event scheduler can be truncated
down to as few frames as necessary to support the desired partially-filled cell length. On the other hand, the
event scheduler can also be enlarged so that its length is an integer number which is a multiple of all the partial
length formats that need to be supported. For example a scheduler of length 96 will support the following cell
fill sizes: 1, 2, 3, 4, 6, 8, 12, 16, 24, 32, and 48. For specific examples regarding scheduler configuration,
please refer to the MT90500 Programmers’ Manual.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90500 | Multi-Channel ATM AAL1 SAR |
| MT90500AL | Multi-Channel ATM AAL1 SAR |
| MT90502 | Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備（基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) |
| MT90732AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90732 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90500AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Multi-Channel ATM AAL1 SAR |
| MT90500AL-ENG1 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90502 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502AG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。