
MT90500
103
Table 53 - Local Bus to TDM Bus Transfer Register
Address: 6024 (Hex)
Label: LOCTDM
Reset Value: 0000 (Hex)
Label
Bit Position
Type
Description
LOC2TDMTS
6:0
R/W
LOCSTi TDM Time Slot. Output TDM time slot on which LOCSTi time slot 0 will be
transmitted.
Reserved
7
R/W
Reserved. Should be written as ‘0’.
LOCSTiNUM
14:8
R/W
LOCSTi Number of Time Slots. Number of time slots that are passed to the TDM bus from
the local bus.
“0000000” = 1 channel;
“0011111” = 32 channels.
RENA
15
R/W
Receive Enable. When '1', the transfer process is enabled and from 1 to 32 local bus time
slots will replace the TDM data coming from the RX_SAR.
Note:
the TIENE bit at register 6000h must be set to ‘1’ (TDM to/from Internal Memory
transfer enabled) for the Local Bus to/from TDM Bus transfer to operate.
Note:
The Output Enable Registers must be enabled to permit these data bytes to be
transferred out on the TDM bus.
Table 54 - TX Circular Buffer Control Structure Base Register
Address: 6040 (Hex)
Label: TXCBCS
Reset Value: 0000 (Hex)
Label
Bit Position
Type
Description
TXCBCSL
3:0
R/W
TX Circular Buffer Control Structure Length.
“0000” = 128 entries;
“0001” = 256 entries;
“0010” = 512 entries;
“0011” = 1024 entries;
“0100” = 2048 entries;
other = reserved.
TXCBCSBASE
15:4
R/W
TX Circular Buffer Control Structure Base Address. This field represents bits<20:9> of the
base address of the TX Circular Buffer Control Structure. The table that this structure
points to must not cross an 8 Kbyte boundary.
Refer to Figure 5 on page 34 for implementation details.
Table 55 - External to Internal Memory Control Structure Base Register
Address: 6042 (Hex)
Label: EMIM
Reset Value: 0000 (Hex)
Label
Bit Position
Type
Description
EIMCSL
3:0
R/W
External to Internal Memory Control Structure Length.
“0000” = 128 entries;
“0001” = 256 entries;
“0010” = 512 entries;
“0011” = 1024 entries;
“0100” = 2048 entries;
other = reserved.
EIMCSBASE
15:4
R/W
External to Internal Memory Control Structure Base Address. This field represents
bits<20:9> of the base address of the External to Internal Memory Control Structure. The
table that this structure points to must not cross an 8 Kbyte boundary.
Refer to Figure 7 on page 37 for implementation details.