參數(shù)資料
型號: MT57W4MH9CF-6
元件分類: SRAM
英文描述: 4M X 9 DDR SRAM, 0.5 ns, PBGA165
封裝: 15 X 17 MM, 1 MM PITCH, FBGA-165
文件頁數(shù): 23/29頁
文件大?。?/td> 344K
代理商: MT57W4MH9CF-6
4 MEG x 8, 4 MEG x 9, 2 MEG x 18, 1 MEG x 36
1.8V VDD, HSTL, DDR SIO SRAM
ADVANCE
36Mb: 1.8V VDD, HSTL, QDRB2 SRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT57W2MH18C_B.fm – Rev. B, Pub. 2/03
3
2003 Micron Technology, Inc.
Programmable Impedance Output
Buffer
The DDR SRAM is equipped with programmable
impedance output buffers. This allows a user to match
the driver impedance to the system. To adjust the
impedance, an external precision resistor (RQ) is con-
nected between the ZQ ball and VSS. The value of the
resistor must be five times the desired impedance. For
example, a 350
W resistor is required for an output
impedance of 70
W . To ensure that output impedance
is one-fifth the value of RQ (within 15 percent), the
range of RQ is 175
W to 350W . Alternately, the ZQ ball
can be connected directly to VDDQ, which will place
the device in a minimum impedance mode.
Output impedance updates may be required
because variations may occur over time in supply volt-
age and temperature. The device samples the value of
RQ. Impedance updates are transparent to the system;
they do not affect device operation, and all data sheet
timing and current specifications are met during an
update.
The device will power up with an output impedance
set at 50
W . To guarantee optimum output driver
impedance after power-up, the SRAM needs 1,024
cycles to update the impedance. The user can operate
the part with fewer than 1,024 clock cycles, but optimal
output impedance is not guaranteed.
Clock Considerations
This device utilizes internal delay-locked loops for
maximum output, data valid window. It can be placed
into a stopped-clock state to minimize power, with a
modest restart time of 1,024 clock cycles. Circuitry
automatically resets the DLL when the absence of the
input clock is detected. See Micron Technical Note TN-
54-02 for more information on clock DLL start-up pro-
cedures.
Optional-use echo clocks are provided to precisely
indicate data validity. Data changes occur very near to
the rising edges of CQ and CQ#.
Single Clock Mode
The SRAM can be used with the single K, K# clock
pair by tying C and C# HIGH. In this mode, the SRAM
will use K and K# in place of C and C#. This mode pro-
vides the most rapid data output but does not com-
pensate for system clock skew and flight times.
The output echo clocks are precise references to
output data. CQ and CQ# are both rising edge and fall-
ing edge accurate and are 180° out of phase. Either or
both may be used for output data capture. K or C rising
edge triggers CQ rising and CQ# falling edge. CQ rising
edge indicates first data response for QDRI and DDRI
(version 1, non-DLL) SRAM, while CQ# rising edge
indicates first data response for QDRII and DDRII (ver-
sion 2, DLL) SRAM.
Depth Expansion
Depth expansion is easily done by providing a new
LD# signal for each bank. R/W# can be shared among
all SRAMs in the system if driver fanout permits.
相關(guān)PDF資料
PDF描述
MT58L128L36D1T-5IT 128K X 36 STANDARD SRAM, 2.8 ns, PQFP100
MT58L128V36P1B-4 128K X 36 STANDARD SRAM, 2.3 ns, PBGA119
MT58L32L36PT-7.5 32K X 36 CACHE SRAM, 4.2 ns, PQFP100
MT58L512L18DS-7.5IT 512K X 18 CACHE SRAM, 4 ns, PQFP100
MT58L512L18DT-10IT 512K X 18 CACHE SRAM, 5 ns, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT57W512H36BF-7.5 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述:
MT57W512H36JF-4 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述:
MT57W512H36JF-5 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述:
MT57W512H36JF-6 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述:
MT57W512H36JF-7.5 制造商:Rochester Electronics LLC 功能描述:- Bulk