
110
42073A-MCU Wireless-02/13
ATmega2564/1284/644RFR2
[4]
ANSI / ESD-STM5.1-2001: ESD Association Standard Test Method for
electrostatic discharge sensitivity testing – Human Body Model (HBM).
[5]
ESD-STM5.3.1-1999: ESD Association Standard Test Method for electrostatic
discharge sensitivity testing – Charged Device Model (CDM).
[6]
NIST FIPS PUB 197: Advanced Encryption Standard (AES), Federal
Information Processing Standards Publication 197, US Department of
Commerce/NIST, November 26, 2001
9.12 Register Description
9.12.1 AES_CTRL – AES Control Register
Bit
7
6
5
4
3
2
1
0
NA ($13C)
AES_REQUEST
Res
AES_MODE
Res
AES_DIR AES_IM
Res1
Res0
AES_CTRL
Read/Write
RW
R
RW
R
RW
R
Initial Value
0
This register controls the operation of the security module. Do not access this register
during AES operation to read the AES core status. A read or write access to the register
stops the ongoing processing. To read the AES status use bit AES_DONE of register
AES_STATUS. Note that the AES_CTRL register is cleared when entering the radio
transceiver SLEEP state.
Bit 7 – AES_REQUEST - Request AES Operation.
A write access with AES_REQUEST = 1 initiates the AES operation.
Bit 6 – Res - Reserved Bit
This bit is reserved for future use. The result of a read access is undefined. The register
bit must always be written with the reset value.
Bit 5 – AES_MODE - Set AES Operation Mode
This register bit sets the AES operation mode (ECB/CBC Mode).
Table 9-32 AES_MODE Register Bits
Register Bits
Value
Description
AES_MODE
0
AES Mode is ECB (Electronic Code Book).
1
AES Mode is CBC (Cipher Block Chaining).
Bit 4 – Res - Reserved Bit
This bit is reserved for future use. The result of a read access is undefined. The register
bit must always be written with the reset value.
Bit 3 – AES_DIR - Set AES Operation Direction
This register bit sets the AES operation direction to either encryption or decryption.
Table 9-33 AES_DIR Register Bits
Register Bits
Value
Description
AES_DIR
0
AES operation is encryption.
1
AES operation is decryption.
Bit 2 – AES_IM - AES Interrupt Enable
This register bit is used to enable the AES interrupt.