參數(shù)資料
型號： MC56F8323
廠商： 飛思卡爾半導(dǎo)體(中國)有限公司
英文描述： 16-bit Hybrid Controller(16位混合控制器)
中文描述： 16位混合控制器（16位混合控制器）
文件頁數(shù)： 19/132頁
文件大小： 2202K
代理商： MC56F8323
56F8323 Signal Pins
56F8323 Technical Data
Preliminary
19
PWMA3
(MISO1)
(GPIOA3)
8
Output
Schmitt
Input/
Output
Schmitt
Input/
Output
Tri-Stated
Input
Input
PWMA3
— This is one of six PWMA output pins.
SPI 1 Master In/Slave Out
— This serial data pin is an input
to a master device and an output from a slave device. The
MISO line of a slave device is placed in the high-impedance
state if the slave device is not selected. The slave device
places data on the MISO line a half-cycle before the clock
edge the master device uses to latch the data.
Port A GPIO
— This GPIO pin can be individually
programmed as an input or output pin.
After reset, the default state is PWMA3.
PWMA4
(MOSI1)
(GPIOA4)
9
Output
Schmitt
Input/
Output
Schmitt
Input/
Output
Tri-Stated
Tri-stated
Input
PWMA4
— This is one of six PWMA output pins.
SPI 1 Master Out/Slave In
— This serial data pin is an output
from a master device and an input to a slave device. The
master device places data on the MOSI line a half-cycle
before the clock edge the slave device uses to latch the data.
Port A GPIO
— This GPIO pin can be individually
programmed as an input or output pin.
After reset, the default state is PWMA4.
PWMA5
(SCLK1)
(GPIOA5)
10
Output
Schmitt
Input/
Output
Schmitt
Input/
Output
Tri-Stated
Input
Input
PWMA5
— This is one of six PWMA output pins.
SPI 1 Serial Clock
— In the master mode, this pin serves as
an output, clocking slaved listeners. In slave mode, this pin
serves as the data clock input. A Schmitt trigger input is used
for noise immunity.
Port A GPIO
— This GPIO pin can be individually
programmed as an input or output pin.
After reset, the default state is PWMA5.
FAULTA0
(GPIOA6)
13
Schmitt
Input
Schmitt
Input/
Output
Input
Input
FAULTA0
— This fault input pin is used for disabling selected
PWMA outputs in cases where fault conditions originate
off-chip.
Port A GPIO
— This GPIO pin can be individually
programmed as an input or output pin.
After reset, the default state is FaultA0.
Table 2-2 56F8323 Signal and Package Information for the 64-Pin LQFP
Signal Name
Pin No.
Type
State During
Reset
Signal Description
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
MC56F8345 16-bit Hybrid Controller(16位混合控制器)
MC56F8346 16-bit Hybrid Controller(16位混合控制器)
MC56F8366MFV60 16-bit Digital Signal Controllers
MC56F8366 16-bit Digital Signal Controllers
MC56F8366VFVE 16-bit Digital Signal Controllers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC56F8323EVM 功能描述:開發(fā)板和工具包 - 其他處理器 MC56F832X Dev Kit RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MC56F8323EVM 制造商:Freescale Semiconductor 功能描述:Tools Development kit Kit Con
MC56F8323EVME 功能描述:開發(fā)板和工具包 - 其他處理器 MC56F8323 EVAL BRD RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MC56F8323EVME 制造商:Freescale Semiconductor 功能描述:Evaluation Kit for MC56F832x and MC56F81
MC56F8323MFB60 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 60MHz 60MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*