- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45052 > M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 PDF資料下載
參數(shù)資料
| 型號： | M66596WG |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| 封裝： | 0.80 MM PITCH, FBGA-64 |
| 文件頁數(shù)： | 88/133頁 |
| 文件大小： | 1611K |
| 代理商： | M66596WG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁當前第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁
M66596FP/WG
rev .1.00
2006.3.14
page 56 of 127
3.1.8
State transition timing
3.1.8.1 Starting the internal clock supply (from the H/W reset state to the normal operating state)
Figure 3.5 shows a diagram of the clock supply start control timing of the controller. The transition from the H/W
reset state to the normal operating state should be done through operation of the bits at the timing noted below.
(1)
Software enables the oscillation buffer.
"XCKE=1"
(2)
Software waits for oscillation to stabilize.
(The oscillation stabilization time varies depending
on the oscillator.)
(3)
Software enables the reference clock suppliance
"RCKE=1", "PLLC=1"
and the PLL operation
(4)
Software waits for the PLL to lock.
(A waiting time of at least 8.3 us is necessary.)
(5)
Software enables the internal clock suppliance. "SCKE=1"
XCKE
RCKE
PLLC
SCKE
(2)
Approximately 1.5 ms
(varies depending on oscillation probe)
PCUT
(4)
min 8.3us
(1)
(3)
(5)
Start of internal
clock supply
procedure
Figure 3.5 Clock supply start control timing
3.1.8.2 Stopping the internal clock supply (from the normal operating state to the low-power sleep state)
Figure 3.6 shows a diagram of the low-power control timing from the normal operating state to the low-power sleep
state. The transition from the normal operating state to the low-power sleep state should be done through operation
of the bits at the timing noted below.
(1)
Software disables the internal clock suppliance."SCKE=0"
(2)
Software waits until the internal clock stops.
(A waiting time of at least 300 ns is necessary.)
(3)
Software disables the PLL.
"PLLC=0"
(4)
Software waits for the PLL to stop.
(A waiting time of at least 300 ns is necessary.)
(5)
Software disables reference clock suppliance.
"RCKE=0"
(6)
Software waits until the reference clock stops. (A waiting time of at least 300 ns is necessary.)
(7)
Software sets the bit for low-power sleep state. "PCUT=1"
(8)
The controller disables the oscillation buffer.
"XCKE=0(H/W)" *1)
*1) The software must not set the XCKE bit to "0".
XCKE(H/W)
RCKE
PLLC
SCKE
PCUT
(2) min 300ns
(1)
Start of transit to
the low power
state
(3)
(5)
(7)
(4) min 300ns
(6) min 300ns
(8)
Figure 3.6 Transition control timing to the low-power sleep state
相關PDF資料 |
PDF描述 |
|---|---|
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
| M74HC158C1 | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
| M66700P | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66700WP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66701P | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復。