- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45052 > M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 PDF資料下載
參數(shù)資料
| 型號： | M66596WG |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| 封裝： | 0.80 MM PITCH, FBGA-64 |
| 文件頁數(shù)： | 70/133頁 |
| 文件大小： | 1611K |
| 代理商： | M66596WG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁當(dāng)前第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁
M66596FP/WG
rev .1.00
2006.3.14
page 39 of 127
2.10.1 Isochronous errors
With this controller, data transfer errors that occur in isochronous transfers can be confirmed using the OVRN
bit and the CRCE bit of the FRMNUM register. In isochronous transfers, error notification by the NRDY
interrupt can be differentiated using the OVRN bit and the CRCE bit between data buffer errors and packet
errors.
Table 2.9 and Table 2.10 show the conditions under which the OVRN bit and CRCE bit are set to “1”.
Table 2.9 Error information when an NRDY interrupt is issued in an isochronous transfer reciving direction
Bit status
Issued when:
Issue conditions
Detected error
Operation
“OVRN=1"
Data packet is
received
A new data packet is received
before reading of buffer
memory is completed
Reception data buffer
overrun
The new data packet is
thrown out
“CRCE=1"
Data packet is
received
A CRC error, or, a bit stuffing
error is detected
Received packet error
The new data is packet
thrown out
Table 2.10 Error information when an NRDY interrupt is issued in an isochronous transfer sending direction
Bit status
Issued when:
Issue conditions
Detected error
Operation
"OVRN=1"
IN token is
received
An in-token is received before
writing to buffer memory is
completed
Transmission data buffer
underrun
Zero-Length packet
transmission
"CRCE=1"
Not issued
2.10.2 SOF interrupts and frame numbers
The SOFR interrupt operation mode should be selected using the SOFRM bit of the FRMNUM register. Also,
the current frame number can be confirmed using the FRNM bit of the FRMNUM register and the UFRNM bit of
the UFRNUM register.
In the peripheral mode, with this controller, the frame numbers are refreshed at the timing at which SOF
packets are received. If the controller is unable to detect an SOF packet because the packet has been corrupted,
or for another reason, the FRNM value is retained until a new SOF packet is received. At that point, the FRNM
bit based on the SOF interpolation timer is not refreshed. Also, the UFRNM bit is incremented in response to a
uSOF packet being received.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
| M74HC158C1 | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
| M66700P | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66700WP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66701P | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。