- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45052 > M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 PDF資料下載
參數(shù)資料
| 型號(hào)： | M66596WG |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| 封裝： | 0.80 MM PITCH, FBGA-64 |
| 文件頁(yè)數(shù)： | 56/133頁(yè) |
| 文件大?。?/td> | 1611K |
| 代理商： | M66596WG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)當(dāng)前第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
M66596FP/WG
rev .1.00
2006.3.14
page 27 of 127
CFIFO port selection register [CFIFOSEL]
<Address: 1EH>
D0FIFO port selection register [D0FIFOSEL]
<Address: 24H>
D1FIFO port selection register [D1FIFOSEL]
<Address: 2AH>
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RCNT
REW
DCLRM DREQE
MBW
TRENB TRCLR DEZPM
ISEL
CURPIPE
0
-
0
-
0
-
0
-
0
?
0
-
0
-
0
-
0
-
0
?
0
-
0
?
0
-
0
-
0
-
0
Bit
Name
Function
S/W
H/W
Note
15 RCNT
Read Count mode
0: The DTLN bit is cleared when all of the
reception data has been read.
1: The DTLN bit is decremented when the
reception data is read.
R/W
R
14 REW
Buffer pointer rewind
0:
Invalid.
1: The buffer pointer is rewound.
R(0)/W R/W(0) 3.4.2.2
13 DCLRM
This is the Auto Buffer Memory clear
mode accessed after the data for the
specified pipe has been read.
0: The Auto Buffer Clear mode is disabled.
1: The Auto Buffer Clear mode is enabled.
R/W
R
12 DREQE
DREQ signal output enabled
0: Output is disabled.
1: Output is enabled.
R/W
R
11 Nothing is placed here. This should be fixed at “0”.
10 MBW
FIFO port access bit width
0: 8-bit width
1: 16-bit width
R/W
R
9
TRENB
Transaction counter enabled
0: The transaction counter function is invalid.
1: The transaction counter function is valid.
R/W
R
8
TRCLR
Transaction counter clear
0: Invalid
1: The current count is cleared.
R(0)/
W(1)
R
7
DEZPM
Zero-Length Packet Added mode
0: No packet is added.
1: The packet is added.
R/W
R
6
Nothing is placed here. This should be fixed at “0”.
5
ISEL
Access direction of the FIFO port when
DCP is selected
0: This selects reading from the buffer
memory.
1: This selects writing to the buffer memory.
R/W
R
4-3 Nothing is placed here. These should be fixed at “0”.
2-0 CURPIPE
FIFO port access pipe specification
000: DCP / No specification
001: Pipe 1
010: Pipe 2
011: Pipe 3
100: Pipe 4
101: Pipe 5
110: Pipe 6
111: Pipe 7
R/W
R
<<Notes>>
*2) The DCLRM, DREQE, TRENB, TRCLR and DEZPM bits are valid for the D0/D1FIFOSEL registers. The
DCLRM
, TRENB and TRCLR bits are valid when the receiving direction (reading from the buffer memory) has been
set for the pipe specified by the CURPIPE bit. The DEZPM bit is valid when the sending direction (writing to the
buffer memory) has been set for the pipe specified by the CURPIPE bit.
*3) The ISEL bit is valid only when DCP is selected using the CFIFO port selection register. Software should set the
ISEL
bit according to the folowing (a) or (b).
(a) The setting to CURPIPE bit to DCP (“CURPIPE=”0”) and setting to ISEL bit should be done at the same
time.
(b) First software sets CURPIPE bit to DCP (“CURPIPE=”0”), then it sets ISEL bit after 200ns or more.
*4) Once reading from the buffer memory has begun, the access bit width of the FIFO port cannot be changed until
all of the data has been read. Also, the bit width cannot be changed from the 8-bit width to the 16-bit width
while data is being written to the buffer memory.
*5) Specifying"CURPIPE=0"using the D0/D1FIFOSEL register will be interpreted as no pipe having been specified.
Also, the pipe number should not be changed while DREQ output is enabled.
*6) Don’t set the same pipe to CURPIPE of C/D0 / D1FIFOSEL register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
| M74HC158C1 | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
| M66700P | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66700WP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
| M66701P | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。