參數(shù)資料
型號(hào): M66596WG
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
封裝: 0.80 MM PITCH, FBGA-64
文件頁(yè)數(shù): 117/133頁(yè)
文件大?。?/td> 1611K
代理商: M66596WG
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)當(dāng)前第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
M66596FP/WG
rev .1.00
2006.3.14
page 82 of 127
3.4.3
DMA transfers (DxFIFO port)
3.4.3.1 An overview of DMA transfers
For pipes 1 to 7, the FIFO port can be accessed using the DMAC.
For DMA transfers, there are two modes that can be selected. One is the cycle steal transfer mode, in which the
DREQ
signal is asserted each time a data element (8 or 16 bits) is transferred. The other is the burst transfer mode,
in which the DREQ signal continues to be asserted until all of the data in the buffer memory has been transferred.
For information regarding the timing, please refer to Chapter 4, Electrical characteristics.
The unit of transfer to the FIFO port (8 or 16 bits) should be selected using the MBW bit of the DxFIFOSEL register,
and the pipe targeted for the DMA transfer should be selected using the CURPIPE bit. The selected pipe should not
be changed during the DMA transfer.
3.4.3.2 Selecting the DMA control signal
The DFORM bit of the DMAxCFG register should be used to select the pin to be used in the DMA transfer.
Table 3.18 shows the DMA control pins of the controller. Figure 3.22 shows the DMA control signal.
Table 3.18 DMA control pins
Register
Pin
Access
method
DREQE
DFORM
DATA BUS DREQ
DACK
RD/WR
ADDR
+CS
DSTB
Note
CP bus 0
0
CPU
-
v
-
CPU access
CPU bus 1
1
0
CPU
v
-
v
-
DMA with CPU bus
CPU bus 2
1
0
1
0
CPU
v
-
DMA with CPU bus
CPU bus 3
1
0
1
CPU
v
-
-
DMA with CPU bus
SPLIT bus 1
1
0
SPLIT
v
-
v
Split bus
SPLIT bus 2
1
0
SPLIT
v
-
Split bus
*1) This access method can be set only in relation to the D0FIFO port. Also, if using the D0FIFO port with this
setting and also using the D1FIFO port, the D1FIFO port should be used with the setting “DFROM=000”.
*2) When this access method is set CS_N pin shoul be held inactive (should be held in the high state) while the
DMAC accsesses to the DxFIFO port.
DREQ
DACK
D15-0
DMA transfer on CPU bus 1
DMA transfer on CPU bus 2
DEND
DREQ
DACK
SD7-0
DMA transfer on split bus 1
DMA transfer on split bus 2
DEND
RD/WR
CS
ADDR
DSTB
Figure 3.22 DMA control pins operation by FIFO port accessing methods
相關(guān)PDF資料
PDF描述
M6XXLFXI OTHER CLOCK GENERATOR, QCC16
M300LFXIT 50 MHz, OTHER CLOCK GENERATOR, QCC16
M74HC00C1R HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20
M74HC157B1N HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16
M74HC158C1 HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PQCC20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M66596WG#RB0Z 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0
M6668 制造商:Tamura Corporation of America 功能描述:
M66700P 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER
M66700WP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER
M66701P 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:DUAL HIGH-SPEED CCD CLOCK DRIVER