![](http://datasheet.mmic.net.cn/30000/M30855FHTGP_datasheet_2359399/M30855FHTGP_531.png)
REVISION HISTORY
Rev.
Date
Description
Page
Summary
C-14
M32C/85 Group(M32C/85, M32C/85T) Hardware Manual
Clock Generation Circuit
80
Figure 9.1 Clock Generation Circuit Block diagram modified; fCAN added
85
Figure 9.6 TCSPR and CPSRF Registers Note 2 added to the TCSPR register
87
Figure 9.8 PM2 Register The PM24 and PM25 bits newly available
90
Table 9.2 Bit Settings for On-Chip Oscillator Start Condition
Newly added
93
Table 9.4 CPU Clock Source and Bit Settings Main clock (main clock direct
mode), the PM24 bit in the PM2 register and note 1 added
94
9.3.4 fCAN Newly added
Table 9.6 BCLK/CLKOUT Pin in Memory Expansion Mode and Microproces-
sor Mode Note 4 added
97
Table 9.6 Pin States in Wait Mode Note 1 added
99
9.5.3 Stop Mode Interrupt usable to exit stop mode added; note 1 added
Table 9.9 Pin Status in Stop Mode Note 1 added
101
Figure 9.13 Status Transition in Wait Mode and Stop Mode Diagram modi-
fied; note re-ordering due to previous note 2 deletion
102
Figure 9.14 Status Transition Note 5 modified
Interrupts
105
Figure 11.1 Interrupts Note 3 added
107
11.3.1.4 Low Voltage Detection Interrupt Note 1 added
109
Table 11.1 Fixed Vector Table Note 1 added
115
Figure 11.5 RLVL Register Value after reset changed
117
11.6.4 Interrupt Response Time Description modified
118
Table 11.5 Interrupts without Interrupt Priority Levels and IPL Note1 added
119
11.6.6 Saving a Register Description modified; note 1 added
120
Figure 11.8 Interrupt Priority Note 1 added
120
Figure 11.9 Interrupt Priority Level Select Circuit Note 1 added
Watchdog Timer
129
Figure 12.1 Watchdog Timer Block Diagram Diagram modified
130
Figure 12.2 WDC Register and WDTS Register Note 3 added to the WDC register
DMAC
135
Figure 13.2 DM0SL to DM3SLRegister Value after reset changed
136
Table 13.2 DMiSL Register Function Note 3 modified
DMACII
145
Figure 14.1 RLVL Register Value after reset changed; note 4 deleted
151
14.8 Execution Time Description modified
Figure 14.5 Transfer Cycle The number of cycles changed
Timer
152
Figure 15.1 Timer A Configuration Figure modified
153
Figure 15.2 Timer B Configuration Figure modified