
Page 97
4
9
4
f
o
5
0
2
,
1
0
.
l
u
J
3
0
.
1
.
v
e
R
3
0
1
0
-
7
3
0
B
9
0
J
E
R
9. Clock Generation Circuit
)
T
5
8
/
C
2
3
M
,
5
8
/
C
2
3
M
(
p
u
o
r
G
5
8
/
C
2
3
M
9.5.2.3 Pin Status in Wait Mode
Table 9.7 lists pin states in wait mode.
Table 9.7 Pin States in Wait Mode
Pin
Memory Expansion Mode(1)
Single-Chip Mode
Microprocessor Mode(1)
_______
Address Bus, Data Bus, CS0 to CS3,
Maintains state immediately
________
BHE
before entering wait mode
_____
______
________
_________
RD, WR, WRL, WRH
"H"
__________
HLDA, BCLK
"H"
ALE
"L"
Ports
Maintains state immediately before entering wait mode
CLKOUT
When fC is selected
Outputs clock
When f8, f32 are selected
Outputs the clock when the CM02 bit in the CM0 register is set to "0"
(peripheral function clock does not stop in wait mode).
Maintains state immediately before entering wait mode when the CM02
bit is set to "1" (peripheral function clock stops in wait mode).
NOTES:
1. M32C/85T cannot be used in memory expansion mode and microprocessor mode.
9.5.2.4 Exiting Wait Mode
_______
Wait mode is exited by the hardware reset, NMI interrupt or peripheral function interrupts.
_______
When the hardware reset or NMI interrupt, but not the peripheral function interrupts, is used to exit wait
mode, set the ILVL2 to ILVL0 bits for the peripheral function interrupts to "0002" (interrupt disabled)
before executing the WAIT instruction.
CM02 bit setting affects the peripheral function interrupts. When the CM02 bit in the CM0 register is
set to "0" (peripheral function clock does not stop in wait mode), all peripheral function interrupts can
be used to exit wait mode. When the CM02 bit is set to "1" (peripheral function clock stops in wait
mode), peripheral functions using the peripheral function clock stop. Therefore, the peripheral function
interrupts cannot be used to exit wait mode. However, the peripheral function interrupts caused by an
external clock, fC32, or f2n whose count source is the XIN clock or on-chip oscillator clock, can be used
to exit wait mode.
_______
The CPU clock used when exiting wait mode by the peripheral function interrupts or NMI interrupt is
the same CPU clock used when the WAIT instruction is executed.
Table 9.8 shows interrupts to be used to exit wait mode and usage conditions.