
Page 327
4
9
4
f
o
5
0
2
,
1
0
.
l
u
J
3
0
.
1
.
v
e
R
3
0
1
0
-
7
3
0
B
9
0
J
E
R
23. CAN Module
)
T
5
8
/
C
2
3
M
,
5
8
/
C
2
3
M
(
p
u
o
r
G
5
8
/
C
2
3
M
CANi Status Register (i=0, 1)
Symbol
Address
After Reset(1)
C0STR
020316 - 020216
X000 0X01 0000 00002
C1STR
028316 - 028216
X000 0X01 0000 00002
RW
0 0 0 0 : Message slot 0
0 0 0 1 : Message slot 1
0 0 1 0 : Message slot 2
0 0 1 1 : Message slot 3
1 1 0 1 : Message slot 13
1 1 1 0 : Message slot 14
1 1 1 1 : Message slot 15
b2
b3
b0
b1
MBOX0
TRMSUCC
RECSUCC
Active Slot
Determination Bit
TRMSTATE
RECSTATE
STATE_RESET
STATE_LOOPBACK
(b10)
STATE_BASICCAN
STATE_BUSERROR
STATE_ERRPAS
STATE_BUSOFF
(b15)
Transmit Complete
State Flag
Receive Complete
State Flag
Transmit State Flag
Receive State Flag
CAN Reset State Flag
Loop Back State Flag
BasicCAN State Flag
CAN Bus Error State Flag
Error Passive State Flag
Bus-Off State Flag
0: Transmission is not completed
1: Transmission is completed
0: Reception is not completed
1: Reception is completed
0: Not transmitting
1: During transmission
0: Not receiving
1: During reception
0: CAN module is operating
1: CAN module reset is completed
0: Mode except Loop back mode
1: Loop back mode
0: Mode except BasicCAN mode
1: BasicCAN mode
0: No error occurs
1: Error occurs
0: No error passive state
1: Error passive state
0: No bus-off state
1: Bus-off state
MBOX1
MBOX2
MBOX3
Bit Name
Function
Bit
Symbol
Nothing is assigned. When write, set to "0".
When read, its content is indeterminate.
Nothing is assigned. When write, set to "0".
When read, its content is indeterminate.
RO
NOTES:
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset
and supplying the clock to the CAN module.
b7
b0
b15
b8
23.1.4 CANi Status Register (CiSTR Register) (i=0, 1)
Figure 23.6 C0STR and C1STR Registers
23.1.4.1 MBOX3 to MBOX0 Bits
The MBOX3 to MBOX0 bits store relevant slot numbers when the CAN module has completed trans-
mitting data or storing received data.
23.1.4.2 TRMSUCC Bit
The TRMSUCC bit is set to "1" when the CAN module has transmitted data as expected.
The TRMSUCC bit is set to "0" when the CAN module has received data as expected.