![](http://datasheet.mmic.net.cn/30000/M30245MC-XXXGP_datasheet_2358670/M30245MC-XXXGP_144.png)
M30245 Group
UART mode (compliant with the SIM interface)
Rev.2.00
Oct 16, 2006
page 142 of 264
REJ03B0005-0200
UART mode (compliant with the SIM interface)
The SIM interface is used for connecting the microcomputer with a memory card IC or a similar device. Adding some
extra settings in UART mode allows the user to effect this function. Table 1.48 shows the specifications of UART mode
compliant with SIM interface. Figure 1.102 shows typical transmit/receive timing in UART mode compliant with SIM
interface.
Table 1.48. Specifications of UART mode compliant with the SIM interface
Note 1: 'm' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator
Note 2: fEXT is input from the CLKi pin.
Item
Specification
Transfer data format
Transfer data 8-bit UART mode (bits 2 to 0 of address 03A816, 036816, 033816, 032816 = "1012")
One stop bit (bit 4 of addresses 03A816, 036816, 033816, 032816 = "0")
With the direct format:
-Set parity to "even" (bits 5 and 6 of addresses 03A816, 036816, 033816, 032816 = "1")
-Set data logic to "direct" (bit 6 of address 03AD16, 036D16, 033D16, 032D16 = "0")
-Set transfer format to LSB (bit 7 of address 03AC16, 036C16, 033C16, 032C 16 = "0")
With the inverse format:
-Set parity to "odd" (bit 5 and 6 of address 03A816, 036816, 033816, 032816 = "0" and "1" respec-
tively)
-Set data logic to "inverse" (bit 6 of address 03AD16, 036D16, 033D16, 032D16 = "1")
-Set transfer format to MSB (bit 7 of address 03AC16, 036C16, 033C16, 032C16 = "1")
Transfer clock
With the internal clock selected (bit 3 of address 03A816, 036816, 033816, 032816 = "0"): fi/
16(m+1)
(Note 1): fi=f1, f8, f32
With an external clock selected (bit 3 of address 03A816, 036816, 033816, 032816 = "1"): fEXT/
16(m+1) (Notes 1,2)
Disable the CTS and RTS function (bit 4 of address 03AC16, 036C16, 033C16, 032C16 = "1")
Other settings
Set transmission interrupt factor to “transmission completed” (bit 4 of address 03AD16, 036D16,
033D16, 032D16 = "1")
Set N-channel open drain output to TxD pin in UART0, 1, 3 (bit 5 of address 03AC16,
036C16, 032C16 = "1")
Transmission start condition
Transmit enable bit (bit 0 of address 03AD16, 036D16, 033D16, 032D16 = "1")
Transmit buffer empty flag (bit 1 of address 03AD16, 036D16, 033D16, 032D16 = "0")
Receive start condition
Receive enable bit (bit 2 of address 03AD16, 036D16, 033D16, 032D16 = "1")
Detection of a start bit
Interrupt request generation
timing
When transmitting
-When data transmission from the UART0 to UART3 transfer register is completed (bit 4 of
address 03AD16, 036D16, 033D16, 032D16 = "1")
When receiving
-When data transfer from the UART0 to UART3 receive register to the UART0 to UART3
receive buffer register is completed.
Error detection
Overrun error (See UART specifications)
Framing error (See UART specifications)
Parity error (See UART specifications)
-On the reception side, an "L" level is output from the TxDi pin by use of the parity error signal
output functions (bit 7 of address 03AD16, 036D16, 033D16, 032D16 = "1") when a parity error is
detected.
-On the transmission side, a parity error is detected by the level of input to the RxDi pin when a
transmit interrupt occurs
The error sum flag (See UART specifications)
Transmission/reception control