- 您現(xiàn)在的位置：買賣IC網 > PDF目錄374311 > KBE00S009M (SAMSUNG SEMICONDUCTOR CO. LTD.) 1Gb NAND x 2 + 256Mb Mobile SDRAM x 2 PDF資料下載
參數(shù)資料
| 型號： | KBE00S009M |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 1Gb NAND x 2 + 256Mb Mobile SDRAM x 2 |
| 中文描述： | 1Gb的NAND × 2 256Mb的移動SDRAM × 2 |
| 文件頁數(shù)： | 10/86頁 |
| 文件大?。?/td> | 1898K |
| 代理商： | KBE00S009M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
MCP MEMORY
10
KBE00S009M-D411
Revision 1.0
May 2005
Product Introduction
This device is a 2,112Mbits(2,214,592,512 bits) memory organized as 524,288 rows(pages) by 528 columns. Spare sixteen columns
are located from column address of 512 to 527. A 528-bytes data register is connected to memory cell arrays accommodating data
transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16
cells that are serially connected to form a NAND structure. Each of the 16 cells resides in a different page. A block consists of the 32
pages formed two NAND structures. A NAND structure consists of 16 cells. Total 1,056 NAND structures reside in a block. The array
organization is shown in Figure 2. The program and read operations are executed on a page basis, while the erase operation is exe-
cuted on a block basis. The memory array consists of 16,384 separately erasable 16K-bytes blocks. It indicates that the bit by bit
erase operation is prohibited on this device.
This device has addresses multiplexed into 8 I/O's. This scheme dramatically reduces pin counts and allows systems upgrades to
future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by
bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch
Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. The 256M byte physical space requires 28
addresses, thereby requiring four cycles for byte-level addressing : 1 cycle of column address, 3 cycles of row address, in that order.
Page Read and Page Program need the same four address cycles following the required command input. In Block Erase operation,
however, only the 3 cycles of row address are used. Device operations are selected by writing specific commands into the command
register. Table 1 defines the specific commands of this device.
The device provides simultaneous program/erase capability up to four pages/blocks. By dividing the memory array into eight 256Mbit
separate planes, simultaneous multi-plane operation dramatically increases program/erase performance by 4X while still maintaining
the conventional 512 bytes structure. The extended pass/fail status for multi-plane program/erase allows system software to quickly
identify the failing page/block out of selected multiple pages/blocks. Usage of multi-plane operations will be described further through-
out this document.
In addition to the enhanced architecture and interface, the device incorporates copy-back program feature from one page to another
of the same plane without the need for transporting the data to and from the external buffer memory. Since the time-consuming burst-
reading and data-input cycles are removed, system performance for solid-state disk application is significantly increased.
The device includes one block sized OTP(One Time Programmable), which can be used to increase system security or to provide
identification capabilities. Detailed information can be obtained by contact with Samsung.
Table 1. Command Sets
NOTE
: 1. The 00h/01h command defines starting address of the 1st/2nd half of registers.
After data access on the 2nd half of register by the 01h command, the status pointer is automatically moved to the 1st half register(00h)
on the next cycle.
2. Page Program(True) and Copy-Back Program(True) are available on 1 plane operation.
Page Program(Dummy) and Copy-Back Program(Dummy) are available on the 2nd, 3rd, 4th plane of multi-plane operation.
3. The 71h command should be used for read status of Multi Plane operation.
Caution
: Any undefined command inputs are prohibited except for above command set of Table 1.
Function
1’st Cycle
2’nd
Cycle
3’rd
Cycle
4’th Cycle
5’th Cycle
Acceptable Command
during Busy
Read 1
00h/01h
(1)
-
-
-
-
Read 2
50h
-
-
-
-
Read ID
90h/91h
-
-
-
-
Reset
FFh
-
-
-
-
O
Page Program (True)
(2)
80h
10h
-
-
-
Page Program (Dummy)
(2)
80h
11h
-
-
-
Copy-Back Program(True)
(2)
00h
8Ah
10h
-
-
Copy-Back Program(Dummy)
(2)
03h
8Ah
11h
-
-
Block Erase
60h
D0h
-
-
-
Multi-Plane Block Erase
60h----60h
D0h
-
-
-
Read Status
70h
-
-
-
-
O
Read Multi-Plane Status
71h
(3)
-
-
-
-
O
相關PDF資料 |
PDF描述 |
|---|---|
| KBE00S009M-D411 | 1Gb NAND x 2 + 256Mb Mobile SDRAM x 2 |
| KBJ2501 | 25A SINGLE PHASE SILICON BRIDGE RECTIFIER |
| KBJ2502 | 25A SINGLE PHASE SILICON BRIDGE RECTIFIER |
| KBJ2503 | 25A SINGLE PHASE SILICON BRIDGE RECTIFIER |
| KBJ2504 | 25A SINGLE PHASE SILICON BRIDGE RECTIFIER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| KBE00S009M-D411 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Gb NAND x 2 + 256Mb Mobile SDRAM x 2 |
| KB-E100SRW | 功能描述:LED 顯示器和配件 Red 640nm 90mcd Diffused Light Bar RoHS:否 制造商:Avago Technologies 顯示器類型:7 Segment 數(shù)位數(shù)量:2 字符大小:7.8 mm x 14.22 mm 照明顏色:Red 波長:628 nm 共用管腳:Common Anode 工作電壓:2.05 V 工作電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 35 C 封裝:Tube |
| KB-E100SURKW | 功能描述:LED條和陣列 8.89X3.81MM RED LT BAR LED DISPLAY RoHS:否 制造商:Avago Technologies 產品:LED Light Bars 照明顏色:Red 光強度:45 mcd 封裝:Tube |
| KBE1A11N | 制造商:Lovato Electric Inc 功能描述: |
| KBEV 5T-0.5-RSSV 4.5T | 制造商:TURCK Inc 功能描述:KBEV 5T-0.5-RSSV 4.5T |
發(fā)布緊急采購，3分鐘左右您將得到回復。