- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383134 > ISL5416EVAL1 (Intersil Corporation) Four-Channel Wideband Programmable DownConverter PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL5416EVAL1 |
| 廠商： | Intersil Corporation |
| 英文描述： | Four-Channel Wideband Programmable DownConverter |
| 中文描述： | 四通道可編程寬帶下變頻器 |
| 文件頁數(shù)： | 9/71頁 |
| 文件大小： | 1128K |
| 代理商： | ISL5416EVAL1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
9
ISL5416
VGA/RF Attenuator (A/D Range Control)
The range control section monitors the output of the A/D and
adjusts the RF/IF gain to maintain a desired A/D output
range. The gain adjustments are in 6 dB steps. The levels,
adjustment rates, and gain to bit mapping are
programmable.
The range control section uses three programmable
thresholds. Two thresholds, an upper and a lower threshold,
are compared against the average magnitude of the A/D
output. The range control adjusts the gain to keep the
average A/D output between the upper and lower thresholds.
If the average is above the upper threshold, an internal
attenuator control register is increased by a programmable
amount. If the average is below the lower threshold, the gain
attenuator control register is decreased by a separate
programmed amount. The number of samples averaged for
each decision is programmable. The adjustments to the
attenuator control register can be less than 6 dB to further
filter the inputs. Only the three MSBs of the attenuator
control register are used to control the RF/IF gain, and these
are weighted as 6, 12, 24 dB steps.
The third threshold, an immediate threshold, is compared
against the magnitude of each A/D sample. If the magnitude
of any A/D sample exceeds the threshold, the attenuator
control register is immediately increased by the amount
programmed for the immediate threshold. Because there will
be some time delay from a register change until the effect of
the change is seen at the A/D, the immediate threshold is
disabled for a programmable number of clock cycles after it
has been triggered.
To maximize the input sensitivity the range control also
includes a programmable bias. If the average signal is
between the upper and lower threshold, the bias value is
added from the attenuator control register. This bias
removes attenuation when it is no longer needed to avoid
missing small signals due to high input noise figure.
Four counters control the amount of time that the input is
averaged and align the adjustments to time slot boundaries.
One counts out the time slot period. If desired, this counter
can be reset by a SYNCInX signal to align its count to the
system timing. A second counter provides a programmable
delay from the start of the first counter's period to the start of
the integration period. This compensates for system delays
or allows the adjustments to be made over a certain portion
of the time slot. The third counter sets the integration period
for averaging the input samples for the upper and lower
threshold decisions. The fourth counter controls the number
of integration periods per time slot. See Figure 2 for a block
diagram. Note that the counters are ignored for the
immediate threshold decisions.
The user can program a separate code for output on the
EOUT bus for each of the eight possible states of the three
MSBs of the attenuator control register. These codes can be
up to 8 bits, but if four gain control sections are used, only
four bits are available for each gain control section. The
mapping of the gain control bits to EOUT bits is done in
GWA = 0001h and the codes are programmed in IWA =
0*17h and 0*18h.
The three MSBs of the attenuator control register can be
routed internally to the channels to be used as the floating-
point exponents. This adds gain in 6 dB steps to compensate
for the 6 dB steps of RF attenuator. The MSBs can be added
to the input exponent bits if desired. There is a
programmable delay from the attenuator control register to
the channel input to compensate for RF/IF filter group delay
and A/D and ISL5416 pipeline delays.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL5416KIZ | Four-Channel Wideband Programmable DownConverter |
| ISL54200_07 | USB 2.0 High/Full Speed Multiplexer |
| ISL54200IRUZ-T | USB 2.0 High/Full Speed Multiplexer |
| ISL54200 | USB 2.0 High/Full Speed Multiplexer |
| ISL54200IRZ | USB 2.0 High/Full Speed Multiplexer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL5416KI | 功能描述:上下轉(zhuǎn)換器 QUAD WIDEBAND DOWN CONVERTER, 256 CABGA RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| ISL5416KIZ | 制造商:Intersil Corporation 功能描述:LEAD-FREE QUAD WIDEBAND DOWN CONVERTER, 256 CABGA - Trays 制造商:Intersil Corporation 功能描述:PB-FREE W/ANNEAL QUAD DIGITAL DOWNCONVER 制造商:Intersil 功能描述:QD WIDEB& DWN CNVRTR 256 CABGA |
| ISL54200 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer |
| ISL54200_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer |
| ISL54200EVAL1Z | 功能描述:EVALUATION BOARD FOR ISL54200 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。