參數(shù)資料
型號: ISL5416EVAL1
廠商: Intersil Corporation
英文描述: Four-Channel Wideband Programmable DownConverter
中文描述: 四通道可編程寬帶下變頻器
文件頁數(shù): 54/71頁
文件大小: 1128K
代理商: ISL5416EVAL1
54
TABLE 71. NCO 1 OUTPUT RATE -- TOP 32 BITS (IWA = *011h)
RESET STATE = 0x00000000h
P(31:0)
FUNCTION
31:0
RSout(48:16). This NCO sets the re-sampler output sample rate when the IHBF/Resampler block is enabled. If the HOIF is bypassed,
this is 2x the AGC (and FIR2) output rate. NOTE that the re-sampler only interpolates. The re-sampler output can be decimated using
a counter. The decimation is programmed in IWA = *007h, bits 18:16.
Fout = Fs * RSout / (2^48), where RSout = 0 to 2^48 -1, Fout = 0 to ~Fs.
Bits 48:16 of the active register are read back at this location.
If HOIF is enabled, then F
out
must be
F
CLK
/2
If IHBF is enabled, HOIF disabled, then F
out
must be
F
CLK
TABLE 72. NCO 1 OUTPUT RATE -- LOWER 16 BITS (IWA = *012h)
RESET STATE = 0x00000000h
P(31:0)
FUNCTION
31:16
RSout(15:0). See IWA = *011h. Bits 15:0 of the active register are read back at this location.
15:0
UNUSED.
TABLE 73. NCO 2 INPUT RATE -- TOP 32 BITS (IWA = *013h)
RESET STATE = 0x00000000h
P(31:0)
FUNCTION
31:0
RSin(48:16). This NCO sets the output sample rate for the FIFO (input sample rate to the IHBF/Resampler block) when the
IHBF/Resampler block is enabled. If the HOIF is bypassed, this has no effect.
Fin = Fout * RSin / (2^48), where RSin = 0 to 2^48 -1, Fin = 0 to ~Fout.
Fin should be set equal to the output sample rate of FIR2 (Fs / (CICdeci * FIR1deci * FIR2deci)).
Bits 48:16 of the active register are read back at this location.
TABLE 74. NCO 2 INPUT RATE -- LOWER 16 BITS (IWA = *014h)
RESET STATE = 0x00000000h
P(31:0)
FUNCTION
31:16
RSin(15:0). See IWA = *013.
Bits 15:0 of the active register are read back at this location.
15:0
UNUSED.
Register IWA = *015h is used to add delay to a channel. The output timing is unaffected (except at startup from reset). but the
group delay of the channel is adjusted. If the IHBF and HOIF are both enabled, the total delay range is 0 to 1023/256 FIR2 output
sample periods. NOTE: The HOIF can be enabled with no rate change by setting the NCO2 register (IWA = *013h and *014h) to
zero and setting the bit 22 of IWA = *001h.
TABLE 75. PHASE OFFSET (IWA = *015h)
RESET STATE = 0x00000000h
P(31:0)
FUNCTION
31:11
RESERVED. Set to 0.
10:9
FIFO DEPTH. After reset, the FIFO waits until it reaches a depth of 2 + this value (total of 2, 3, 4, or 5) before allowing FIFO reads.
These bits can be used to add delay in increments of the FIR2 output sample rate.
HOIF or IHBF must be enabled.
8
HOIF INPUT DELAY.
1 = one HOIF input sample delay is added.
HOIF must be enabled.
7:0
RESAMPLER PHASE OFFSET. Allows the output sample timing to be shifted in increments of 1/256 the HOIF input period.
00 = least delay.
FF = most delay.
HOIF must be enabled.
ISL5416
相關(guān)PDF資料
PDF描述
ISL5416KIZ Four-Channel Wideband Programmable DownConverter
ISL54200_07 USB 2.0 High/Full Speed Multiplexer
ISL54200IRUZ-T USB 2.0 High/Full Speed Multiplexer
ISL54200 USB 2.0 High/Full Speed Multiplexer
ISL54200IRZ USB 2.0 High/Full Speed Multiplexer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL5416KI 功能描述:上下轉(zhuǎn)換器 QUAD WIDEBAND DOWN CONVERTER, 256 CABGA RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128
ISL5416KIZ 制造商:Intersil Corporation 功能描述:LEAD-FREE QUAD WIDEBAND DOWN CONVERTER, 256 CABGA - Trays 制造商:Intersil Corporation 功能描述:PB-FREE W/ANNEAL QUAD DIGITAL DOWNCONVER 制造商:Intersil 功能描述:QD WIDEB& DWN CNVRTR 256 CABGA
ISL54200 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer
ISL54200_07 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer
ISL54200EVAL1Z 功能描述:EVALUATION BOARD FOR ISL54200 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板