參數(shù)資料
型號： ISL5416EVAL1
廠商： Intersil Corporation
英文描述： Four-Channel Wideband Programmable DownConverter
中文描述： 四通道可編程寬帶下變頻器
文件頁數(shù)： 6/71頁
文件大小： 1128K
代理商： ISL5416EVAL1
6
FSYNCA
O
Frame Synchronization output signal for bus Aout(15:0).
FSYNCB
O
Frame Synchronization output signal for bus Bout(15:0).
FSYNCC
O
Frame Synchronization output signal for bus Cout(15:0).
FSYNCD
O
Frame Synchronization output signal for bus Dout(15:0).
OEA
I
PULL UP
Output three-state enable for Parallel Data Output bus A. Active low.
OEB
I
PULL UP
Output three-state enable for Parallel Data Output bus B. Active low.
OEC
I
PULL UP
Output three-state enable for Parallel Data Output bus C. Active low.
OED
I
PULL UP
Output three-state enable for Parallel Data Output bus D. Active low.
MICROPROCESSOR INTERFACE
P(15:0)
I/O
Microprocessor Interface Data bus.
See Microprocessor Interface Section
. P15 is the MSB.
ADD(2:0)
I
Microprocessor Interface Address bus. ADD2 is the MSB.
See Microprocessor Interface Section
.
WR
or
DSTRB
I
Microprocessor Interface Write or Data Strobe Signal. When the Microprocessor Interface Mode
Control (
μ
P MODE) is low, data transfers (from P(15:0) to the internal write holding register) occur on
the low to high transition of WR when CE is asserted (low). When the
μ
P MODE control is high this
input functions as a data strobe DSTRB control. In this mode with RD/WR low, data transfers (from
P(15:0) to the internal write holding register) occur on the low to high transition of DSTRB. With
RD/WR high the data from the address specified is placed on P(15:0) when DSTRB is low.
See the
Microprocessor Interface Section
.
RD
or
RD/WR
I
Microprocessor Interface Read or Read/Write Signal. When the Microprocessor Interface Mode
Control (
μ
P MODE) is low, the data from the address specified is placed on P(15:0) when RD is
asserted (low) and CE is asserted (low). When the
μ
P MODE control is high this input functions as
a Read/Write control input. Data is read from P(15:0) when RD/WR high or written to the
appropriate register when low.
See the Microprocessor Interface Section
.
μ
P MODE
I
PULL DOWN
Microprocessor Interface Mode Control. This pin is used to select the Read/Write mode for the
Microprocessor Interface. When 0, RD and WR, when 1, DSTROBE and RD/WR. When
μ
P MODE
is 0, the microprocessor interface consists of separate RD and WR strobes; when
μ
P MODE is 1, the
interface consists of a RD/WR control and a single data strobe.
See the Microprocessor Interface
Section
.
CE
I
Microprocessor Interface Chip Select. Active low. This pin has the same timing requirements as the
address pins.
Pin Descriptions
(Continued)
NAME
TYPE
INTERNAL
PULL-UP/DOWN
DESCRIPTION
ISL5416
相關(guān)PDF資料
PDF描述
ISL5416KIZ Four-Channel Wideband Programmable DownConverter
ISL54200_07 USB 2.0 High/Full Speed Multiplexer
ISL54200IRUZ-T USB 2.0 High/Full Speed Multiplexer
ISL54200 USB 2.0 High/Full Speed Multiplexer
ISL54200IRZ USB 2.0 High/Full Speed Multiplexer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL5416KI 功能描述:上下轉(zhuǎn)換器 QUAD WIDEBAND DOWN CONVERTER, 256 CABGA RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128
ISL5416KIZ 制造商:Intersil Corporation 功能描述:LEAD-FREE QUAD WIDEBAND DOWN CONVERTER, 256 CABGA - Trays 制造商:Intersil Corporation 功能描述:PB-FREE W/ANNEAL QUAD DIGITAL DOWNCONVER 制造商:Intersil 功能描述:QD WIDEB& DWN CNVRTR 256 CABGA
ISL54200 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer
ISL54200_07 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer
ISL54200EVAL1Z 功能描述:EVALUATION BOARD FOR ISL54200 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*