- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383134 > ISL5416EVAL1 (Intersil Corporation) Four-Channel Wideband Programmable DownConverter PDF資料下載
參數(shù)資料
| 型號： | ISL5416EVAL1 |
| 廠商： | Intersil Corporation |
| 英文描述： | Four-Channel Wideband Programmable DownConverter |
| 中文描述： | 四通道可編程寬帶下變頻器 |
| 文件頁數(shù)： | 47/71頁 |
| 文件大?。?/td> | 1128K |
| 代理商： | ISL5416EVAL1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
47
Tables of Channel Indirect Write Address Registers
The response of the channels to the SYNCIn1 and SYNCIn2
inputs is controlled by IWA *000h. Bits 31:16 control the
response to SYNCIn2 and bits 15:0 control the response to
SYNCIn1. Most processing blocks can be individually reset
by a SYNC. Some control registers are double buffered with
the uP loading a master register and the data transfer to a
slave/active register occurring on either a write to a strobe
IWA location or on a SYNCInX signal. Updating with a
SYNCInX signal allows the functions in more than one
ISL5416 to be updated simultaneously.
SET BITS TO 1 TO ENABLE.
.
TABLE 51. CHANNEL RESET/SYNCIn1, SYNCIn2 CONTROL (IWA = *000h)
RESET STATE = 0x00000000h
P(31:0)
FUNCTION
31
CHANNEL SYNCIn2 ENABLE. Enables channel overall response to SYNCIn2.
30
RESERVED. Set to 0.
29
SERIAL OUTPUT. Reset the serial output section on SYNCIn2. This will reset the serial clock divider if GWA = 0000h, bit 29 is set.
28
FIFO. Reset the FIFO at the IHBF/Resampler input on SYNCIn2.
27
LEAP COUNTER. Reset the IHBF/Resampler leap counter on SYNCIn2.
26
RESAMPLER NCOs. Reset back end - resampler NCOs on SYNCIn2.
25
FIFO/INTERPOLATION HALF BAND FILTER/RESAMPLER. Reset back end (Interpolation Half Band Filter, Resampler, Decimation
Counter, and FIFO) on SYNCIn2.
24
AGC RESET. Resets AGC processing on SYNCIn2 and sets the AGC gain to 0 dB (or to the lower limit if greater than 0 dB).
23
AGC TIMING. Resets AGC timing on SYNCIn2.
22
FIR2 RESET. Resets FIR2 on SYNCIn2. Resets the datapath registers and decimation counter.
21
FIR1 RESET. Resets FIR1 on SYNCIn2.
Resets the datapath registers and decimation counter.
20
CIC RESET. Resets the CIC on SYNCIn2.
19
RESAMPLER UPDATE. Update (start) the resampler NCOs frequency
from the master/holding register to the slave/active register
on SYNCIn2.
18
AGC GAIN LOAD. Update/load AGC gain from the master/holding register to the slave/active register on SYNCIn2.
17
CARRIER CENTER FREQUENCY UPDATE. Updates Carrier Center Frequency from the master/holding register to the slave/active
register on SYNCIn2.
16
DATA PATH UPDATE. Update channel processing control register (*001)
from the master/holding register to the slave/active
register
on SYNCIn2.
15
CHANNEL SYNCIn1 ENABLE. Enables channel overall response to SYNCIn1.
14
RESERVED. Set to 0.
13
SERIAL OUTPUT. Reset the serial output section on SYNCIn1. This will reset the serial clock divider if GWA = 0000h, bit 29 is set.
12
FIFO. Reset the FIFO at the IHBF/Resampler input on SYNCIn1.
11
LEAP COUNTER. Reset the IHBF/Resampler leap counter on SYNCIn1.
10
RESAMPLER NCOs. Reset back end - resampler NCOs on SYNCIn1.
9
FIFO/INTERPOLATION HALF BAND FILTER/RESAMPLER. Reset back end (Interpolation Half Band Filter, Resampler, Decimation
Counter, and FIFO) on SYNCIn1.
8
AGC RESET. Resets AGC processing on SYNCIn1 and sets the AGC gain to 0 dB (or to the lower limit if greater team 0 dB).
7
AGC TIMING. Resets AGC timing on SYNCIn1.
6
FIR2 RESET. Resets FIR2 on SYNCIn1. Resets the datapath registers and decimation counter.
5
FIR1 RESET. Resets FIR1 on SYNCIn1.
Resets the datapath registers and decimation counter.
4
CIC RESET. Resets the CIC on SYNCInq1.
3
RESAMPLER UPDATE. Update (start) resampler NCOs frequency
from the master/holding register to the slave/active register
on
SYNCIn1.
ISL5416
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL5416KIZ | Four-Channel Wideband Programmable DownConverter |
| ISL54200_07 | USB 2.0 High/Full Speed Multiplexer |
| ISL54200IRUZ-T | USB 2.0 High/Full Speed Multiplexer |
| ISL54200 | USB 2.0 High/Full Speed Multiplexer |
| ISL54200IRZ | USB 2.0 High/Full Speed Multiplexer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL5416KI | 功能描述:上下轉(zhuǎn)換器 QUAD WIDEBAND DOWN CONVERTER, 256 CABGA RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| ISL5416KIZ | 制造商:Intersil Corporation 功能描述:LEAD-FREE QUAD WIDEBAND DOWN CONVERTER, 256 CABGA - Trays 制造商:Intersil Corporation 功能描述:PB-FREE W/ANNEAL QUAD DIGITAL DOWNCONVER 制造商:Intersil 功能描述:QD WIDEB& DWN CNVRTR 256 CABGA |
| ISL54200 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer |
| ISL54200_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer |
| ISL54200EVAL1Z | 功能描述:EVALUATION BOARD FOR ISL54200 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
發(fā)布緊急采購，3分鐘左右您將得到回復。