- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360789 > ICSXXXXY Auto-Negotiation Advertisement Register (register 4 [0x04]) PDF資料下載
參數(shù)資料
| 型號(hào)： | ICSXXXXY |
| 英文描述： | Auto-Negotiation Advertisement Register (register 4 [0x04]) |
| 中文描述： | 自動(dòng)談判廣告登記（注冊(cè)4 [0x04]） |
| 文件頁數(shù)： | 42/66頁 |
| 文件大?。?/td> | 1725K |
| 代理商： | ICSXXXXY |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
42
ICS1890
Collision Detected
The
ICS1890
asserts Collision Detected (COL) when it
detects a receive carrier (non idle condition while transmitting
(TXEN asserted).
10COL/(COL)
In the 10 Mbps mode, the non-idle condition is detected by
monitoring the un-squelched receive signal. COL is not
synchronous to either the transmit or receive clocks.
In full duplex mode, COL is disabled and always remains low.
In the 10 Mbps Node mode, COL will also be asserted as part
of the signal quality error test (SQE). This behavior can be
suppressed with the SQE Test Inhibit bit (18:2).
Link Pulse Interface
Link Pulse Interface - Pin Mapping
When the
ICS1890
is operating in the Link Pulse mode, the
MII Data Interface is remapped to accommodate the Link
Pulse Interface. The following table details the exact pin mapping.
Each individual pin description also contains the new Link
Pulse Interface pseudo pin name followed by the real MII
Data Interface pin name that it is mapped onto.
MII
Link Pulse
TXCLK
TXEN
LPTX
TXD3
TXD2
XD1
TXD0
LTCLK
TXER
RXCL
RXDV
RXER
RXD3
RXD2
RXD1
RXD0
K LRCLK
LPRX
CRS
COL
LSTA
SD
Other mode configuration pins behave identically regardless
of which data interface is used.
Transmit Clock
The Transmit Clock (10TCLK) is a continuous clock signal
generated by the
ICS1890
with a frequency of 25 MHz.
LTCLK/(TXCLK)
Transmit Link Pulse
Data presented on this input will be transmitted as a Link Pulse
of approximately the same duration.
LPTX/(TXER)
Receive Clock
The Receive Clock (LRCLK) is sourced by the
ICS1890
and
is 25 MHz in frequency.
LRCLK/(RXCLK)
Receive Link Pulse
Receive activity that is qualified as a Link Pulse will be output
on this pin as a high level of approximately the same duration
as the Link Pulse.
LPRX/(RXER)
Signal Detect
This signal is asserted when the PLL detects 100Base-T activity
on the receive channel.
SD/(LSTA)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICX055ALA | AREA CCD IMAGE ARRAY |
| ICX055BLA | Optoelectronic |
| ICX056AK | AREA CCD IMAGE ARRAY |
| ICX056AKB | AREA CCD IMAGE ARRAY |
| ICX057AK | AREA CCD IMAGE ARRAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSXXXXYFLFT | 制造商:ICS 制造商全稱:ICS 功能描述:System Clock Chip for ATI RS400 P4TM-based Systems |
| ICSXXXXYGLFT | 制造商:ICS 制造商全稱:ICS 功能描述:System Clock Chip for ATI RS400 P4TM-based Systems |
| IC-SY WK1D | 制造商:LASER COMPONENTS 功能描述:DEVELOPMENT KIT LD DRIVER |
| ICT-075-A-10.0-G | 制造商:Interconnect Devices Inc (IDI) 功能描述:contact probe, .075' CTR 3 amp, concave 90 deg |
| ICT-075-A-10-G S/C | 功能描述:觸點(diǎn)探頭 .075’ CTR 3AMP PROBE HEADED 90 DEG CNCAVE RoHS:否 制造商:IDI 類型:Probes 尖端類型:Spherical Radius 長度:8.26 mm 電流額定值:10 A 彈力:2.3 oz 行程:1.52 mm 系列:101050 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。