- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360789 > ICSXXXXY Auto-Negotiation Advertisement Register (register 4 [0x04]) PDF資料下載
參數(shù)資料
| 型號： | ICSXXXXY |
| 英文描述： | Auto-Negotiation Advertisement Register (register 4 [0x04]) |
| 中文描述： | 自動談判廣告登記（注冊4 [0x04]） |
| 文件頁數(shù)： | 38/66頁 |
| 文件大小： | 1725K |
| 代理商： | ICSXXXXY |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
38
ICS1890
Receive Data Valid
Receive Data Valid (RXDV) is generated by the
ICS1890
. It
indicates that the
ICS1890
is recovering and decoding data
nibbles on the Receive Data (RXD) data lines synchronous
with the Receive Data Clock (RXCLK). It is the responsibility
of the MAC to frame the nibbles since the
ICS1890
has no
knowledge of the frame structure and is merely a nibble
processor. The
ICS1890
asserts RXDV when it detects and
recovers the pre-amble or the start of stream delimiter (SSD)
and de-asserts it following the last data nibble or upon detection
of a signal error. RXDV is synchronous with the Receive Data
Clock (RXCLK).
RXDV
Receive Data 3
Receive Data 3 (RXD3) is the most significant bit of the receive
data nibble. RXD is sourced by the
ICS1890
. When Receive
Data Valid (RXDV) is asserted by the
ICS1890
, it will
transfer the 4th bit of the symbol synchronously with Receive
Clock (RXCLK).
RXD3
Receive Data 2
Receive Data 2 (RXD2) is sourced by the
ICS1890
. When
Receive Data Valid (RXDV) is asserted by the
ICS1890
, it
will transfer the 3rd bit of the symbol synchronously with
Receive Clock (RXCLK).
RXD2
Receive Data 1
Receive Data 1 (RXD1) is sourced by the
ICS1890
. When
Receive Data Valid (RXDV) is asserted by the
ICS1890
, it
will transfer the 2nd bit of the symbol synchronously with
Receive Clock (RXCLK).
RXD1
Receive Data 0
Receive Data 0 (RXD0) is the least significant bit of the receive
data nibble. RXD0 is sourced by the
ICS1890
. When Receive
Data Valid (RXDV) is asserted by the
ICS1890
, it will
transfer the 1st bit of the symbol synchronously with Receive
Clock (RXCLK).
RXD0
Receive Error
In 100 Mbps mode, the
ICS1890
detects two types of receive
errors, errors occurring during the reception of valid frames
and an error condition known as false carrier detect. False
carrier detect is signaled so that repeater applications can
prevent the propagation of false carrier detection. RXER always
transitions synchronously with RXCLK.
RXER
The assertion of Receive Error (RXER) for one or more
clock periods during the period when RXDV is asserted
(receiving a frame) indicates that the
ICS1890
has detected
a read channel error. There are three sources of read channel
error: loss of receive signal, failure of the PLL to lock and
invalid symbol detection. RXER may also be asserted when
RXDV is de-asserted. The
ICS1890
will assert RXER and set
RXD(3:0) to 1110 if a false carrier is detected. For a good
carrier to be detected, the
ICS1890
looks continuously at the
incoming IDLE stream (1111...) for two non-contiguous
logic zeroes and then checks for the SSD of JK. In the event
that two non-contiguous logic zeroes are detected but the JK
symbol pair is not, then a false carrier condition is signaled
and the IDLE condition is re-entered.
Carrier Sense
The
ICS1890
asserts Carrier Sense (CRS) when it detects
that either the transmit or receive lines are non-idle in half
duplex mode. It is de-asserted when both the transmit and
receive lines are idle in half duplex mode. CRS is not synchronous
to either the transmit or receive clocks.
CRS
In full duplex mode and repeater mode, CRS is asserted only
on receive activity.
Collision Detected
The
ICS1890
asserts Collision Detected (COL) when it
detects a receive carrier (non-idle condition) while transmitting
(TXEN asserted).
COL
In the 10 Mbps mode, the non-idle condition is detected by
monitoring the unsquelched receive signal. In the 100 Mbps
mode, the non-idle condition is detected by two non-contiguous
zeros in any 10-bit code group. COL is not synchronous to
either the transmit or receive clocks.
In full duplex mode, COL is disabled and always remains low.
In the 10 Mbps Node mode, COL will also be asserted as part
of the signal quality error test (SQE). This behavior can be
suppressed with the SQE Test Inhibit bit (18:2).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICX055ALA | AREA CCD IMAGE ARRAY |
| ICX055BLA | Optoelectronic |
| ICX056AK | AREA CCD IMAGE ARRAY |
| ICX056AKB | AREA CCD IMAGE ARRAY |
| ICX057AK | AREA CCD IMAGE ARRAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSXXXXYFLFT | 制造商:ICS 制造商全稱:ICS 功能描述:System Clock Chip for ATI RS400 P4TM-based Systems |
| ICSXXXXYGLFT | 制造商:ICS 制造商全稱:ICS 功能描述:System Clock Chip for ATI RS400 P4TM-based Systems |
| IC-SY WK1D | 制造商:LASER COMPONENTS 功能描述:DEVELOPMENT KIT LD DRIVER |
| ICT-075-A-10.0-G | 制造商:Interconnect Devices Inc (IDI) 功能描述:contact probe, .075' CTR 3 amp, concave 90 deg |
| ICT-075-A-10-G S/C | 功能描述:觸點(diǎn)探頭 .075’ CTR 3AMP PROBE HEADED 90 DEG CNCAVE RoHS:否 制造商:IDI 類型:Probes 尖端類型:Spherical Radius 長度:8.26 mm 電流額定值:10 A 彈力:2.3 oz 行程:1.52 mm 系列:101050 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。