參數(shù)資料
型號(hào)： HYB39S64800
廠商： SIEMENS AG
英文描述： 64 MBit Synchronous DRAM
中文描述： 64兆位同步DRAM
文件頁(yè)數(shù)： 11/53頁(yè)
文件大?。?/td> 665K
代理商： HYB39S64800
Semiconductor Group
11
HYB39S64400/800/160AT(L)
64MBit Synchronous DRAM
Similar to the page mode of conventional DRAM’s, burst read or write accesses on any column
address are possible once the RAS cycle latches the sense amplifiers. The maximum tRAS or the
refresh interval time limits the number of random column accesses. A new burst access can be
done even before the previous burst ends. The interrupt operation at every clock cycle is supported.
When the previous burst is interrupted, the remaining addresses are overridden by the new address
with the full burst length. An interrupt which accompanies an operation change from a read to a write
is possible by exploiting DQM to avoid bus contention.
When two or more banks are activated sequentially, interleaved bank read or write operations
are possible. With the programmed burst length, alternate access and precharge operations on two
or more banks can realize fast serial data access modes among many different pages. Once two or
more banks are activated, column to column interleave operation can be done between different
pages.
Burst Length and Sequence
:
Refresh Mode
SDRAM has two refresh modes, Auto Refresh and Self Refresh. Auto Refresh is similar to the
CAS -before-RAS refresh of conventional DRAMs. All of banks must be precharged before applying
any refresh mode. An on-chip address counter increments the word and the bank addresses and no
bank information is required for both refresh modes.
The chip enters the Auto Refresh mode, when RAS and CAS are held low and CKE and WE
are held high at a clock timing. The mode restores word line after the refresh and no external
precharge command is necessary. A minimum tRC time is required between two automatic
refreshes in a burst refresh mode. The same rule applies to any access command after the
automatic refresh operation.
Burst
Length
Starting Address
(A2 A1 A0)
Sequential Burst Addressing
(decimal)
Interleave Burst Addressing
(decimal)
2
xx0
xx1
0, 1
1, 0
0, 1
1, 0
4
x00
x01
x10
x11
0, 1, 2, 3
1, 2, 3, 0
2, 3, 0, 1
3, 0, 1, 2
0, 1, 2, 3
1, 0, 3, 2
2, 3, 0, 1
3, 2, 1, 0
8
000
001
010
011
100
101
110
111
0 1 2 3 4 5 6 7
1 2 3 4 5 6 7 0
2 3 4 5 6 7 0 1
3 4 5 6 7 0 1 2
4 5 6 7 0 1 2 3
5 6 7 0 1 2 3 4
6 7 0 1 2 3 4 5
7 0 1 2 3 4 5 6
0 1 2 3 4 5 6 7
1 0 3 2 5 4 7 6
2 3 0 1 6 7 4 5
3 2 1 0 7 6 5 4
4 5 6 7 0 1 2 3
5 4 7 6 1 0 3 2
6 7 4 5 2 3 0 1
7 6 5 4 3 2 1 0
Full
Page
(optional)
nnn
Cn, Cn+1, Cn+2,.....
not supported
相關(guān)PDF資料
PDF描述
HYB41256 Wirewound Inductor; Inductor Type:Standard; Inductance:10nH; Inductance Tolerance:+/- 5 %; Current Rating:400mA; Series:CM160808; Package/Case:0603; Core Material:Alumina Ceramic; Leaded Process Compatible:No RoHS Compliant: No
HYB41256-10 262,144 BIT DYNAMIC RAM
HYB41256-12 262,144 BIT DYNAMIC RAM
HYB41256-15 262,144 BIT DYNAMIC RAM
HYB511000BJ-50 1 M x 1-Bit Dynamic RAM Low Power 1 M ⅴ 1-Bit Dynamic RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYB39S64800AT-10 制造商:Siemens 功能描述:8M X 8 SYNCHRONOUS DRAM, 7 ns, PDSO54
HYB39S64800AT-7 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 SDRAM
HYB39S64800AT-7.5 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 SDRAM
HYB39S64800AT-8 制造商:Infineon Technologies AG 功能描述:
HYB39S64800AT-8B 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:64 MBit Synchronous DRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*