參數(shù)資料
型號(hào): GS9090
廠商: Gennum Corporation
英文描述: GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI
中文描述: GS9090 GenLINX - R的第三270Mb / s的SDI和DVB解串器,意大利航天局
文件頁數(shù): 44/70頁
文件大?。?/td> 696K
代理商: GS9090
GS9090 Data Sheet
28201 - 1
July 2005
44 of 70
3.9.8.1 Illegal Code Remapping
If the ILLEGAL_REMAP bit of the IOPROC_DISABLE register is set LOW, the
GS9090 will remap all codes within the active picture between the values 3FCh and
3FFh to 3FBh. All codes within the active picture area between the values 00h and
03h will be re-mapped to 04h.
In addition, 8-bit TRS and ancillary data preambles will be remapped to 10-bit
values if this feature is enabled.
Table 3-14: Host Interface Description for Internal Processing Disable Register
Register Name
Bit
Name
Description
R/W
Default
IOPROC_DISABLE
Address: 00h
15-10
Not Used
9
ANC_PKT_EXT
Ancillary Packet Extraction. When the FIFO is
configured for Ancillary Data Extraction mode, the
application layer must set this bit HIGH to begin
extraction.
NOTE: Setting ANC_PKT_EXT LOW will not
automatically disable ancillary data extraction (see
Ancillary Data Extraction and Reading on page 51
).
R/W
0
8-7
FIFO_MODE[1:0]
FIFO Mode: These bits control which mode the internal
FIFO is operating in (see
Table 3-15
)
R/W
0
6
H_CONFIG
Horizontal sync timing output configuration. Set LOW
for active line blanking timing. Set HIGH for H blanking
based on the H bit setting of the TRS word. See
Figure 3-3
in
HVF Timing Signal Generation on
page 28.
R/W
0
5-4
Not Used.
3
ILLEGAL_REMAP
Illegal Code re-mapping. Correction of illegal code
words within the active picture. Set HIGH to disable.
The IOPROC_EN pin must be set HIGH.
R/W
0
2
EDH_CRC_INS
Error Detection & Handling (EDH) Cyclical Redundancy
Check (CRC) error correction insertion. Set HIGH to
disable. The IOPROC_EN pin must be set HIGH.
R/W
0
1
ANC_CSUM_INS
Ancillary Data Checksum insertion. Set HIGH to
disable. The IOPROC_EN pin must be set HIGH.
R/W
0
0
TRS_INS
Timing Reference Signal Insertion. The device will
correct TRS based errors when set LOW (see
TRS
Error Correction on page 45
). The IOPROC_EN pin
must also be HIGH.
Set this bit HIGH to disable.
R/W
0
相關(guān)PDF資料
PDF描述
GS9090-CNE3 GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI
GS9092A GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GS9092ACNE3 GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GS9092 GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GS9092-CNE3 GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS9090A 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS9090A GenLINX-R III 270Mb/s Deserializer for SDI
GS9090A_10 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer
GS9090ACNE3 制造商:Semtech Corporation 功能描述:270Mb/s Deserializer 56-Pin QFN EP 制造商:Semtech Corporation 功能描述:270Mb/s Deserializer for SDI & ASI
GS9090B 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI
GS9090B_10 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI