- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385344 > GS9090 (Gennum Corporation) GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI PDF資料下載
參數(shù)資料
| 型號： | GS9090 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI |
| 中文描述： | GS9090 GenLINX - R的第三270Mb / s的SDI和DVB解串器，意大利航天局 |
| 文件頁數(shù)： | 43/70頁 |
| 文件大?。?/td> | 696K |
| 代理商： | GS9090 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
GS9090 Data Sheet
28201 - 1
July 2005
43 of 70
3.9.7.3 Lock Error Detection
The LOCKED pin of the GS9090 indicates the lock status of the internal reclocker
and lock detect blocks of the device. Only when the LOCKED pin is asserted HIGH
has the device correctly locked to the received data stream (see
Lock Detect on
page 22
).
The GS9090 will also indicate lock error to the host interface when LOCKED =
LOW by setting the LOCK_ERR bit in the ERROR_STATUS register HIGH.
3.9.7.4 Ancillary Data Checksum Error Detection
The GS9090 will calculate checksums for all received ancillary data and compare
the calculated values to the received checksum words. If a mismatch is detected,
the CS_ERR bit of the ERROR_STATUS register will be set HIGH.
Although the GS9090 will calculate and compare checksum values for all ancillary
data types by default, the host interface may program the device to check only
certain types of ancillary data checksums. This is accomplished via the
ANC_TYPE registers as described in
Programmable Ancillary Data Detection on
page 31
.
3.9.7.5 TRS Error Detection
TRS error flags are generated by the GS9090 when:
1. The received TRS H timing does not correspond to the internal flywheel
timing; or
2. The received TRS hamming codes are incorrect.
Both 8-bit and 10-bit SAV and EAV TRS words are checked for timing and data
integrity errors. These are flagged via the SAV_ERR and/or EAV_ERR bits of the
ERROR_STATUS register.
NOTE: H timing based TRS errors will only be generated if the FW_EN pin is set
HIGH. F & V timing errors are not detected or corrected.
3.9.8 Error Correction and Insertion
In addition to signal error detection and indication, the GS9090 may also correct
certain types of errors by inserting corrected code words, checksums, and TRS
values into the data stream. These features are only available in SMPTE mode and
the IOPROC_EN pin must be set HIGH by the application layer. Individual
correction features may be enabled or disabled by setting bits 0 to 3 in the
IOPROC_DISABLE register (
Table 3-14
).
All of the IOPROC_DISABLE register bits default to '0' after a device reset,
enabling all of the processing features. To disable any individual error correction
feature, the host interface must set the corresponding bit HIGH in the
IOPROC_DISABLE register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9090-CNE3 | GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI |
| GS9092A | GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092ACNE3 | GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092 | GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092-CNE3 | GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9090A | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS9090A GenLINX-R III 270Mb/s Deserializer for SDI |
| GS9090A_10 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer |
| GS9090ACNE3 | 制造商:Semtech Corporation 功能描述:270Mb/s Deserializer 56-Pin QFN EP 制造商:Semtech Corporation 功能描述:270Mb/s Deserializer for SDI & ASI |
| GS9090B | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI |
| GS9090B_10 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。