- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385344 > GS9090 (Gennum Corporation) GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI PDF資料下載
參數(shù)資料
| 型號(hào)： | GS9090 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI |
| 中文描述： | GS9090 GenLINX - R的第三270Mb / s的SDI和DVB解串器，意大利航天局 |
| 文件頁(yè)數(shù)： | 30/70頁(yè) |
| 文件大?。?/td> | 696K |
| 代理商： | GS9090 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
GS9090 Data Sheet
28201 - 1
July 2005
30 of 70
Data-Through mode, and the internal reclocker locks to the data stream, the
LOCKED pin will be set HIGH.
If the application layer does not set the AUTO/MAN pin LOW, the GS9090 will set
the SMPTE_BYPASS and DVB_ASI signals to logic LOW if presented with a data
stream without SMPTE TRS ID words or DVB-ASI sync words. In addition, the
LOCKED pin and data bus output pins will be forced LOW.
3.9 Additional Processing Features
The GS9090 contains additional processing features that are available in SMPTE
mode only (see
SMPTE Functionality on page 25
).
3.9.1 FIFO Load Pulse
To aid in the implementation of auto-phasing and line synchronization functions,
the GS9090 will generate a FIFO load pulse to reset line-based FIFO storage. This
FIFO_LD signal is available for output on one of the multi-function output port pins,
if so programmed (see
Programmable Multi-Function Outputs on page 56
).
The FIFO_LD pulse will normally be HIGH, but will go LOW for one PCLK period,
thereby generating a FIFO write reset signal.
By default, the FIFO load pulse will be generated such that it is co-timed to the SAV
XYZ code word presented to the output data bus. This co-timing ensures that the
next PCLK cycle will correspond with the first active sample of the video line.
NOTE: When the internal FIFO of the GS9090 is set to operate in video mode, the
FIFO_LD pulse can be used to drive the RD_RESET input to the device (see
Video
Mode on page 46
).
Figure 3-4
shows the default timing relationship between the FIFO_LD signal and
the output video data.
Figure 3-4: FIFO_LD Pulse Timing
3.9.1.1 Programmable FIFO Load Position
The position of the FIFO_LD pulse can be moved in PCLK increments from its
default position to a maximum of one full line. The offset number of PCLK's must
be programmed in the FIFO_LD_POSITION[12:0] internal register (address 28h),
via the host interface.
000
3FF
000
XYZ
Y'CbCr DATA
PCLK
FIFO_LD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9090-CNE3 | GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI |
| GS9092A | GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092ACNE3 | GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092 | GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092-CNE3 | GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9090A | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS9090A GenLINX-R III 270Mb/s Deserializer for SDI |
| GS9090A_10 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer |
| GS9090ACNE3 | 制造商:Semtech Corporation 功能描述:270Mb/s Deserializer 56-Pin QFN EP 制造商:Semtech Corporation 功能描述:270Mb/s Deserializer for SDI & ASI |
| GS9090B | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI |
| GS9090B_10 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。