- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385344 > GS9090 (Gennum Corporation) GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI PDF資料下載
參數(shù)資料
| 型號： | GS9090 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI |
| 中文描述： | GS9090 GenLINX - R的第三270Mb / s的SDI和DVB解串器，意大利航天局 |
| 文件頁數(shù)： | 47/70頁 |
| 文件大?。?/td> | 696K |
| 代理商： | GS9090 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
GS9090 Data Sheet
28201 - 1
July 2005
47 of 70
Figure 3-6: FIFO in Video Mode
When operating in video mode, the GS9090 will write data sequentially into the
FIFO, starting with the first active pixel in location zero of the memory. In this mode,
it is possible to use the FIFO for clock phase interchange and data alignment /
delay. The extracted H, V, and F information will also be written into the FIFO. The
H, V, and F outputs will be timed to the video data read from the FIFO by the
application interface (see
HVF Timing Signal Generation on page 28
).
The device will ensure write-side synchronization is maintained, according to the
extracted PCLK and flywheel timing information.
Full read-control of the FIFO is made available to the application interface such that
data will be clocked out of the FIFO on the rising edge of the externally provided
RD_CLK signal. When there is a HIGH-to-LOW transition at the RD_RESET pin
the first pixel presented to the video data bus will be the first 000 of the SAV (see
Figure 3-7
). The FIFO_LD pulse may be used to control the RD_RESET pin.
NOTE: The RD_RESET pulse should not be held LOW for more than one RD_CLK
cycle.
Figure 3-7: RD_RESET Pulse Timing
In video mode, the ANC_DETECT output signal will be timed to the data output
from the FIFO (see
Ancillary Data Detection and Indication on page 31
for more
detail).
WR_CLK (PCLK)
H
FIFO
(Video Mode)
RD_CLK
Application Interface
10-bit Video Data
10-bit Video Data
V
F
H
V
F
ANC
ANC
WR_RESET
RD_RESET
Internal
EDH_DETECT
EDH_DETECT
000
3FF
000
XYZ
Y'CbCr DATA
RD_CLK
RD_RESET
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9090-CNE3 | GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI |
| GS9092A | GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092ACNE3 | GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092 | GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092-CNE3 | GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9090A | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS9090A GenLINX-R III 270Mb/s Deserializer for SDI |
| GS9090A_10 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer |
| GS9090ACNE3 | 制造商:Semtech Corporation 功能描述:270Mb/s Deserializer 56-Pin QFN EP 制造商:Semtech Corporation 功能描述:270Mb/s Deserializer for SDI & ASI |
| GS9090B | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI |
| GS9090B_10 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。