- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367000 > CYP15G0101DXA-BBC Telecomm/Datacomm PDF資料下載
參數(shù)資料
| 型號： | CYP15G0101DXA-BBC |
| 元件分類： | 通信、網(wǎng)絡(luò)模塊及開發(fā)工具 |
| 英文描述： | Telecomm/Datacomm |
| 中文描述： | 電信/數(shù)據(jù)通信 |
| 文件頁數(shù)： | 68/78頁 |
| 文件大?。?/td> | 1555K |
| 代理商： | CYP15G0101DXA-BBC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
PRELIMINARY
Document #: 38-02044 Rev **
Page 68 of 78
MASTER
LVTTL Input,
static configuration
input
internal pull-down
Master Device Select. When LOW, the present device is configured as the master, and
BONDST[1:0] are outputs. When MASTER = HIGH, BONDST[1:0] are inputs.
MASTER is only interpreted when configured for quad channel bonding, and the receive
parallel interface is clocked by REFCLK
↑
.
All Channels Bonded Indicator. Active HIGH, wired AND. When HIGH, all receive chan-
nels have detected valid framing.
This output is driven only when all four channels are bonded together, and the receive
parallel interface is clocked by REFCLK
↑
.
Parallel Bond Inhibit. Active LOW. When asserted (LOW), this signal inhibits the adjust-
ment of character offsets in all receive channels if the Bonding Sequence has
not
been
detected in all bonded channels.
When HIGH, all channels that have detected the Bonding Sequence are allowed to align
their Receive Elasticity Buffer pipelines. For any channels to bond, the selected master
channel must be a member of the group.
When multiple devices are used together, the BOND_INH input on all parts must be
configured the same.
BOND_ALL
Bidirectional Open
Drain,
Internal pull-up
BOND_INH
LVTTL Input,
static configuration
input
Internal pull-up
JTAG Interface
TMS
LVTTL Input,
internal pull-up
LVTTL Input,
internal pull-down
Three-State
LVTTL Output
LVTTL Input,
internal pull-up
LVTTL Input,
internal pull-up
Test Mode Select. Used to control access to the JTAG Test Modes. If maintained high
for >5 TCLK cycles, the JTAG test controller is reset.
JTAG Test Clock
TCLK
TDO
Test Data Out. JTAG data output buffer which is High-Z while JTAG test mode is not
selected.
Test Data In. JTAG data input port.
TDI
TRSTZ
Test Port and Device Reset. Active LOW. Initializes the JTAG controller and all state
machines and counters in the device.
When asserted (LOW), this input asynchronously resets the JTAG test access port
controller.
When sampled LOW by the rising edge of REFLCK, this input resets the internal state
machines and sets the Elasticity Buffer pointers to a nominal offset. When the reset is
removed (TRSTZ sampled HIGH by REFCLK
↑
), the status and data outputs will be-
come deterministic in less than 16 REFCLK cycles.
The BISTLE, OELE, and RXLE latches will be reset by TRSTZ.
Power
V
CC
GND
V
CCIO0
V
CCIO1
V
CCIO2
V
CCIO3
V
CCIO4
V
CCIO5
V
CCIO6
V
CCIO7
V
CCJTAG
V
CCCNFG
V
CCPLL
V
CCPRG
Power
Ground
Power
Power
Power
Power
Power
Power
Power
Power
Power
Power
Power
Power
+3.3V Supply (operating voltage)
Signal and Power Ground
V
CC
for I/O bank 0
V
CC
for I/O bank 1
V
CC
for I/O bank 2
V
CC
for I/O bank 3
V
CC
for I/O bank 4
V
CC
for I/O bank 5 - Preset @ 3.3V TTL
V
CC
for I/O bank 6 - Preset @ 3.3V TTL
V
CC
for I/O bank 7 - Preset @ 3.3V TTL
V
CC
for JTAG pins
V
CC
for Configuration port
V
CC
for logic PLL
V
CC
for the Self-Boot
solution embedded boot PROM
Frequency Agile PSI
Name
Function
Signal Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYP15G0403DXB | Physical Layer Devices |
| CYP15G0101 | Single-channel HOTLink Transceiver |
| CYP15G0101DXB | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBC | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBI | Single-channel HOTLink Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYP15G0101DXA-BBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single Channel HOTLink II Transceiver |
| CYP15G0101DXB | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II⑩ Transceiver |
| CYP15G0101DXB_11 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II Transceiver Compliant to multiple standards |
| CYP15G0101DXB_12 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink IIa?￠ Transceiver |
| CYP15G0101DXB-BBC | 功能描述:電信線路管理 IC Single Channel XCVR 1.5Gbps Bckplane COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。