
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
PRELIMINARY
Document #: 38-02044 Rev **
Page 62 of 78
Pin and Signal Description
Frequency Agile PSI
Name
Function
Signal Description
Standard Device Signals
CCLK
Config_Done
Data
GCLK0-3
CCE
GCTL0-3
IO/V
REF0
IO/V
REF1
IO/V
REF2
IO/V
REF3
IO/V
REF4
IO/V
REF5
IO/V
REF6
IO/V
REF7
IO
IO6/Lock
MSEL
Reconfig
Reset
TCLK
TDI
TDO
TMS
Output
Output
Input
Input
Output
Input
Input/Output
Input/Output
Input/Output
Input/Output
Input/Output
Input/Output
Input/Output
Input/Output
Input/Output
Input/Output
Input
Input
Output
Input
Input
Output
Input
Configuration Clock for serial interface with the external boot PROM
Flag indicating that configuration is complete
Pin to receive configuration data from the external boot PROM
Global Input Clock signals 0 through 3
Chip select for the external boot PROM
Global Control signals 0 through 3
Dual function pin: I/O or Reference Voltage for Bank 0
Dual function pin: I/O or Reference Voltage for Bank 1
Dual function pin: I/O or Reference Voltage for Bank 2
Dual function pin: I/O or Reference Voltage for Bank 3
Dual function pin: I/O or Reference Voltage for Bank 4
Dual function pin: I/O or Reference Voltage for Bank 5
Dual function pin: I/O or Reference Voltage for Bank 6
Dual function pin: I/O or Reference Voltage for Bank 7
Input or Output pin
Dual function pin: I/O in Bank 6 or PLL lock output signal
Mode Select Pin
Pin to start configuration of PSI
Reset signal to interface with the external boot PROM
JTAG Test Clock
JTAG Test Data In
JTAG Test Data Out
JTAG Test Mode Select
Name
I/O Characteristics
Signal Description
Transmit Path Data Signals
TXPERA
TXPERB
TXPERC
TXPERD
LVTTL Output,
changes relative to
REFCLK
↑
[36]
Transmit Path Error. Active HIGH. When BIST is enabled for the specific transmit chan-
nel, BIST progress is presented on these outputs. Once every 511 character times (plus
a 16-character Word Sync Sequence when the receive channels are clocked by a com-
mon clock), the associated TXPERx signal will pulse HIGH for one transmit-character
clock period to indicate a complete pass through the BIST sequence.
These outputs also provide indication of a transmit Phase-Align Buffer underflow or
overflow. When the transmit Phase-Align Buffers are enabled (TXCKSEL
≠
LOW, or
TXCKSEL = LOW and TXRATE = HIGH), if an underflow or overflow condition is detect-
ed, TXPERx for the channel in error is asserted and remains asserted until either an
atomic Word Sync Sequence is transmitted or TXRST is sampled LOW to re-center the
transmit Phase-Align Buffers.