- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367000 > CYP15G0101DXA-BBC Telecomm/Datacomm PDF資料下載
參數(shù)資料
| 型號(hào)： | CYP15G0101DXA-BBC |
| 元件分類： | 通信、網(wǎng)絡(luò)模塊及開發(fā)工具 |
| 英文描述： | Telecomm/Datacomm |
| 中文描述： | 電信/數(shù)據(jù)通信 |
| 文件頁(yè)數(shù)： | 31/78頁(yè) |
| 文件大小： | 1555K |
| 代理商： | CYP15G0101DXA-BBC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
PRELIMINARY
Document #: 38-02044 Rev **
Page 31 of 78
nal EEPROM. Configuration, on the other hand, is defined as
the loading of a user
’
s design into the volatile CPLD block.
Configuration can begin in two ways. It can be initiated by tog-
gling the
Reconfig
pin from LOW to HIGH, or by issuing the
appropriate IEEE std 1149.1 JTAG instruction to the PSI de-
vice via the JTAG interface. There are two IEEE std 1149.1
JTAG instructions that initiate configuration of the PSI. The
Self
Config
instruction causes the PSI to (re)configure with data
store in the internal EEPROM. The
Load Config
instruction
causes the PSI to (re)configure with data provided by other
sources such as a PC, automatic test equipment (ATE), or an
embedded microcontroller/processor via the JTAG port.
There are multiple configuration options available for issuing
the IEEE std 1149.1 JTAG instructions to the PSI. The first
method is to use a PC with the C3 ISR programming cable and
software. With this method, the ISR pins of the PSI devices in
the system are routed to a connector at the edge of the printed
circuit board. The C3 ISR programming cable is then connect-
ed between the PC and this connector. A simple configuration
file instructs the ISR software of the programming operations
to be performed on the PSI devices in the system. The ISR
software then automatically completes all of the necessary
data manipulations required to accomplish configuration,
reading, verifying, and other ISR functions. For more informa-
tion on the Cypress ISR interface, see the Programming/ISR
application notes at http://www.cypress.com/pld/pldapp-
notes.html.
For systems with embedded controllers/processors, a control-
ler/processor may be used to configure the PSI. The PSI ISR
software assists in this method by converting the device HEX
file into the ISR serial stream that contains the ISR instruction
information and the addresses and data of locations to be con-
figured. The controller/processor then simply directs this ISR
stream to the chain of PSI devices to complete the desired
reconfiguration or diagnostic operations. Contact your local
sales office for information on availability of this option.
Programming
The on-chip EEPROM device of the CPLD block is pro-
grammed by issuing the appropriate IEEE std 1149.1 JTAG
instruction. This can be done automatically using ISR/STAPL
software. The configuration bits are sent from a PC through the
JTAG port into the PSI via the C3 ISR programming cable. The
data is then passed to the internal EEPROM through the Non-
Volatile (NV) port of the CPLD block. For more information on
how to program the PSI through ISR/STAPL, please refer to
the ISR/STAPL User Guide.
Third-Party Programmers
Cypress support is available on a wide variety of third-party
programmers. All major programmers (including BP Micro,
System General, Hi-Lo) support the PSI family.
Development Software Support
Warp
Warp
is a state-of-the-art design environment for designing
with Cypress programmable logic.
Warp
utilizes a subset of
IEEE 1076/1164 VHDL and IEEE 1364 as the Hardware De-
scription Language (HDL) for design entry.
Warp
accepts
VHDL or Verilog input, synthesizes and optimizes the entered
design, and outputs a configuration bitstream for the desired
Delta39K device. For simulation,
Warp
provides a graphical
waveform simulator as well as VHDL and Verilog Timing Mod-
els.
VHDL and Verilog are open, powerful, non-proprietary Hard-
ware Description Languages (HDLs) that are standards for be-
havioral design entry and simulation. HDL allows designers to
learn a single language that is useful for all facets of the design
process.
Third-Party Software
Cypress products are supported in a number of third-party de-
sign entry and simulation tools. Refer to the third-party soft-
ware data sheet or contact your local sales office for a list of
currently supported third party vendors.
Figure 15. JTAG Interface
Instruction Register
Boundary Scan
idcode
Usercode
ISR Prog.
Bypass Reg.
Data Registers
JTAG
TAP
CONTROLLER
TDO
TDI
TMS
TCLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYP15G0403DXB | Physical Layer Devices |
| CYP15G0101 | Single-channel HOTLink Transceiver |
| CYP15G0101DXB | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBC | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBI | Single-channel HOTLink Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYP15G0101DXA-BBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single Channel HOTLink II Transceiver |
| CYP15G0101DXB | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II⑩ Transceiver |
| CYP15G0101DXB_11 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II Transceiver Compliant to multiple standards |
| CYP15G0101DXB_12 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink IIa?￠ Transceiver |
| CYP15G0101DXB-BBC | 功能描述:電信線路管理 IC Single Channel XCVR 1.5Gbps Bckplane COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。