參數(shù)資料
型號(hào): CYP15G0101DXA-BBC
元件分類: 通信、網(wǎng)絡(luò)模塊及開發(fā)工具
英文描述: Telecomm/Datacomm
中文描述: 電信/數(shù)據(jù)通信
文件頁(yè)數(shù): 11/78頁(yè)
文件大?。?/td> 1555K
代理商: CYP15G0101DXA-BBC
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
PRELIMINARY
Document #: 38-02044 Rev **
Page 11 of 78
Each PSI device has several types of user-programmable I/O
banks.
Table 3
indicates the availability of each type of pro-
grammable bank by device. Supported I/O standards for each
bank are addressed by the appropriate V
REF
and
V
CCIO
volt-
ages. All the V
REF
and V
CCIO
pins in an I/O bank must be
connected to the same V
and V
voltage respectively.
This requirement restricts the number of I/O standards sup-
ported by an I/O bank at any given time. It also dictates the I/O
standard used for the GCTL[3:0] pins.
The architecture defining each programmable I/O bank con-
sists of several I/O cells, where each I/O cell contains an in-
put/output register, an output enable register, programmable
slew rate control, and programmable bus hold control logic.
Each I/O cell drives a pin output of the device; the cell also
supplies an input to the device that connects to a dedicated
track in the associated routing channel.
There are four dedicated inputs (GCTL[3:0]) that are used as
Global Control Signals available to every I/O cell. These global
control signals may be used as output enables, register resets
and register clock enables as shown in
Figure 9
.
Figure 8. PSI I/O Bank Block Diagram
PSI
I/O Bank
I/O Bank
I/O Bank
I/O Bank
I
I
X
&
S
Table 3. IO Standards
I/O
Standard
LVTTL
LVCMOS
LVCMOS3
LVCMOS2
LVCMOS18
3.3V PCI
GTL+
SSTL3 I
SSTL3 II
SSTL2 I
SSTL2 II
HSTL I
HSTL II
HSTL III
HSTL IV
V
REF
(V)
Min.
N/A
V
CCIO
3.3V
3.3V
3.0V
2.5V
1.8V
3.3V
N/A
3.3V
3.3V
2.5V
2.5V
1.5V
1.5V
1.5V
1.5V
Termination
Voltage (V
TT
)
N/A
N/A
N/A
N/A
N/A
N/A
1.5
1.5
1.5
1.25
1.25
0.75
0.75
1.5
1.5
Max.
0.9
1.3
1.3
1.15
1.15
0.68
0.68
0.68
0.68
1.1
1.7
1.7
1.35
1.35
0.9
0.9
0.9
0.9
相關(guān)PDF資料
PDF描述
CYP15G0403DXB Physical Layer Devices
CYP15G0101 Single-channel HOTLink Transceiver
CYP15G0101DXB Single-channel HOTLink Transceiver
CYP15G0101DXB-BBC Single-channel HOTLink Transceiver
CYP15G0101DXB-BBI Single-channel HOTLink Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYP15G0101DXA-BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single Channel HOTLink II Transceiver
CYP15G0101DXB 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II⑩ Transceiver
CYP15G0101DXB_11 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II Transceiver Compliant to multiple standards
CYP15G0101DXB_12 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink IIa?¢ Transceiver
CYP15G0101DXB-BBC 功能描述:電信線路管理 IC Single Channel XCVR 1.5Gbps Bckplane COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray