- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367000 > CYP15G0101DXA-BBC Telecomm/Datacomm PDF資料下載
參數(shù)資料
| 型號： | CYP15G0101DXA-BBC |
| 元件分類： | 通信、網(wǎng)絡(luò)模塊及開發(fā)工具 |
| 英文描述： | Telecomm/Datacomm |
| 中文描述： | 電信/數(shù)據(jù)通信 |
| 文件頁數(shù)： | 5/78頁 |
| 文件大?。?/td> | 1555K |
| 代理商： | CYP15G0101DXA-BBC |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
PRELIMINARY
Document #: 38-02044 Rev **
Page 5 of 78
Functional Description
The Programmable Serial Interface (PSI) family is a point-to-
point or point-to-multipoint programmable communications
building block allowing the manipulation and transfer of data
over high-speed serial links at signaling speeds ranging from
200 Mbps to 1.5 and 2.5 Gbps per serial link. The PSI family
is designed to combine the high speed, predictable timing,
high density, low power, and ease-of-use of complex program-
mable logic devices (CPLDs) with the serializing/deserializing
(SERDES) capability of high-speed serial transceivers. The
family is divided into two groups: High-Speed PSI and Fre-
quency Agile PSI. Both groups have unique transceiver char-
acteristics that define the specific transceiver block operation
of a given PSI device.
The architecture of the device is based on logic block clusters
(LBC) and serial transceiver blocks that are connected by hor-
izontal and vertical routing channels. Each LBC features eight
individual logic blocks (LB) of 16 macrocells and two cluster
memory blocks. Adjacent to each LBC is a channel memory
block, which is externally accessible through the I/O interface.
Each transmit channel of the transceiver accepts parallel char-
acters, encodes each character for transport and converts it to
serial data. Each receive channel accepts serial data and con-
verts it to parallel data, decoding the data into characters and
presents these characters to the routing channels of the PSI
unit.
Frequency Agile Devices
The transceiver operation of the Frequency Agile Programma-
ble Serial Interface devices is self-contained in a single block.
It has separate transmit and receive PLLs and a clock and data
recovery (CDR) unit for flexible clocking. The transmit channel
accepts an 8-bit unencoded or 10-bit encoded input character
from the routing channels and passes the character to an elas-
ticity buffer. This character is then serialized and output on dual
differential transmission-line drivers at the required bit-rate.
The receive channel accepts a serial bit-stream from the two
differential line receivers. This bit-stream is deserialized and
an 8-bit unencoded or 10-bit encoded character is presented
to the routing channels in the PSI device. The block also fea-
tures Built-In Self Test (BIST) mode for simplified design de-
bugging.
Global Routing Description
The routing architecture in the PLD block of a PSI device is
made up of horizontal and vertical (H&V) routing channels.
These routing channels allow signals to move among I/Os,
logic blocks and memories. In addition to the horizontal and
vertical routing channels that interconnect the I/O banks,
channel memory blocks, transceiver blocks and logic block
clusters, each LBC contains a Programmable Interconnect
Matrix (PIM
), which is used to route signals among the logic
blocks and the cluster memory blocks in the LBC.
Figure 3
is a block diagram of the routing channels that inter-
face within the PSI architecture. The LBC is exactly the same
for every member of the PSI family.
Transceiver Block
Each transceiver block of a given PSI device will have one
serializer transmit path and one deserializer receive path op-
erating at a speed from 200 Mbps to 1.5 Gbps. The transceiver
block interfaces to the routing channels of the PSI device
through highly configurable datapath cells. For specific archi-
tecture and operation of the transceiver blocks please refer to
the Serial Transceiver Operation section (page 17).
Frequency Agile PSI Transceiver Blocks
Frequency Agile PSI devices include four or eight transceiver
blocks operating at 0.2 to 1.5 Gbps per channel. They use the
same reference clock.
The internal interfacing to the transceiver blocks of the device
occur through the port definition of the transceiver block. The
internal signals and their definition are described in the Pin and
Signal Description section (page 62).
Standard Datapath Cell
Figure 2
is a block diagram of the PSI datapath cell. The data-
path cell contains a three-state transmit buffer, a receive buff-
er, and a register that can be configured as an transmit or
receive register.
The transceiver enable (TE) can be selected from one of the
four global control signals or from one of two Output Control
Channel (OCC) signals. The transmit enable can be config-
ured as always enabled or always disabled or it can be con-
trolled by one of the remaining inputs to the mux. The selection
is done via a mux that includes V
CC
and GND as inputs.
One of the global clocks can be selected as the clock for the
datapath cell register. The clock mux output is an input to a
clock polarity mux that allows the transmit/receive register to
be clocked on either edge of the clock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYP15G0403DXB | Physical Layer Devices |
| CYP15G0101 | Single-channel HOTLink Transceiver |
| CYP15G0101DXB | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBC | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBI | Single-channel HOTLink Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYP15G0101DXA-BBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single Channel HOTLink II Transceiver |
| CYP15G0101DXB | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II⑩ Transceiver |
| CYP15G0101DXB_11 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II Transceiver Compliant to multiple standards |
| CYP15G0101DXB_12 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink IIa?￠ Transceiver |
| CYP15G0101DXB-BBC | 功能描述:電信線路管理 IC Single Channel XCVR 1.5Gbps Bckplane COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。