- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367000 > CYP15G0101DXA-BBC Telecomm/Datacomm PDF資料下載
參數(shù)資料
| 型號： | CYP15G0101DXA-BBC |
| 元件分類： | 通信、網(wǎng)絡模塊及開發(fā)工具 |
| 英文描述： | Telecomm/Datacomm |
| 中文描述： | 電信/數(shù)據(jù)通信 |
| 文件頁數(shù)： | 6/78頁 |
| 文件大?。?/td> | 1555K |
| 代理商： | CYP15G0101DXA-BBC |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
PRELIMINARY
Document #: 38-02044 Rev **
Page 6 of 78
Logic Block Cluster (LBC)
The PSI architecture consists of several logic block clusters,
each of which have 8 Logic Blocks (LB) and 2 cluster memory
blocks connected via a Programmable Interconnect Matrix
(PIM) as shown in
Figure 4
. Each cluster memory block con-
sists of 8-Kbit single-port RAM, which is configurable as syn-
chronous or asynchronous. The cluster memory blocks can be
cascaded with other cluster memory blocks within the same
LBC as well as other LBCs to implement larger memory func-
tions. If a cluster memory block is not specifically utilized by
the designer, Cypress
’
s
Warp
software can automatically use
it to implement large blocks of logic.
All LBCs interface with each other via horizontal and vertical
routing channels.
Figure 2. Block Diagram of a Standard Datapath Cell
D
Q
RES
E
G
O
G
Signal
From
Output PIM
To Routing
Channel
TE Mux
Register Receive
Mux
Register Enable
Mux
Transmit
Mux
Clock Mux
Clock
Polarity
Mux
Register Reset
Mux
Receive
Mux
D
Q
RES
C
Registered TE
Mux
C
C
C
3
C
3
C
2
3
C
C
C
Figure 3. PSI Routing Interface
LB
Cluster
PIM
Cluster
Memory
Block
LB
LB
LB
LB
Cluster
Memory
Block
LB
LB
LB
Channel
Memory
Block
I/O Block
I
Channel memory
outputs drive
dedicated tracks in the
horizontal and vertical
routing channels
H-to-V
PIM
V-to-H
PIM
Pin inputs from the I/O cells
drive dedicated tracks in the
horizontal and vertical routing
channels
72
72
64
64
相關PDF資料 |
PDF描述 |
|---|---|
| CYP15G0403DXB | Physical Layer Devices |
| CYP15G0101 | Single-channel HOTLink Transceiver |
| CYP15G0101DXB | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBC | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBI | Single-channel HOTLink Transceiver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CYP15G0101DXA-BBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single Channel HOTLink II Transceiver |
| CYP15G0101DXB | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II⑩ Transceiver |
| CYP15G0101DXB_11 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II Transceiver Compliant to multiple standards |
| CYP15G0101DXB_12 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink IIa?￠ Transceiver |
| CYP15G0101DXB-BBC | 功能描述:電信線路管理 IC Single Channel XCVR 1.5Gbps Bckplane COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。