參數(shù)資料
型號(hào)： CYP15G0101DXA-BBC
元件分類(lèi)： 通信、網(wǎng)絡(luò)模塊及開(kāi)發(fā)工具
英文描述： Telecomm/Datacomm
中文描述： 電信/數(shù)據(jù)通信
文件頁(yè)數(shù)： 30/78頁(yè)
文件大?。?/td> 1555K
代理商： CYP15G0101DXA-BBC
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
PRELIMINARY
Document #: 38-02044 Rev **
Page 30 of 78
IEEE 1149.1 Compliant JTAG Operation
The PSI family has an IEEE std 1149.1 JTAG interface for both
Boundary Scan and ISR operations.
Four dedicated pins are reserved on each device for use by
the Test Access Port (TAP).
Boundary Scan
The PSI family supports Bypass, Sample/Preload, Extest, In-
test, Idcode and Usercode boundary scan instructions. The
JTAG interface is shown in
Figure 15
.
Frequency Agile devices also allow system-level diagnosis of
transceiver interface and interconnect. Boundary scan is sup-
ported on the LVCMOS signals, inputs and outputs. The high-
speed serial inputs are not part of the JTAG test chain.
In-System Reprogramming (ISR)
In-System Reprogramming is the combination of the capability
to program or reprogram a device on-board, and the ability to
support design changes without changing the system timing
or device pinout. This combination means design changes
during debug or field upgrades do not cause board respins.
The PSI family implements ISR by providing a JTAG compliant
interface for on-board programming, robust routing resources
for pinout flexibility, and a simple timing model for consistent
system performance.
Configuration
The CPLD block in each device of the PSI family is designed
with Self-Boot capability. An embedded on-chip EEPROM is
used to store configuration data. For PSI devices, program-
ming is defined as the loading of a user
’
s design into the inter-
NO_SYNC
IN_SYNC
RESYNC
RXSTx=111
RESYNC_IN_SYNC
RXSTx=011
Reset
Figure 14. Status Type-B Receive State Machine
#
1
2
3
Condition
(BOND_INH = LOW OR Master Channel Did Not Bond) AND Deskew Window Expired
FRAMCHAR Detected
(Elasticity Buffer Under/Overrun) OR (RX PLL Loss of Lock) OR (Any Decoder Error) OR ((BOND_INH = LOW
OR Master Channel Did Not Bond) AND (Deskew Window Expired))
Four Consecutive FRAMCHAR Detected
(Elasticity Buffer Under/Overrun) OR (RX PLL Loss of Lock) OR (Four Consecutive Decoder Errors) OR (Invalid
Minus Valid = 4)
Last FRAMCHAR Before a Valid Character AND Bonded to Master Channel
(Elasticity Buffer Under/Overrun) OR (RX PLL Loss of Lock)
Decoder Error
4
5
6
7
8
2
2
3
4
RXSTx = 101
5
RXSTx = 010
6
6
RXSTx = 010
RXSTx = 111
1
7
RXSTx = 101
8
4
相關(guān)PDF資料
PDF描述
CYP15G0403DXB Physical Layer Devices
CYP15G0101 Single-channel HOTLink Transceiver
CYP15G0101DXB Single-channel HOTLink Transceiver
CYP15G0101DXB-BBC Single-channel HOTLink Transceiver
CYP15G0101DXB-BBI Single-channel HOTLink Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYP15G0101DXA-BBI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Single Channel HOTLink II Transceiver
CYP15G0101DXB 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Single-channel HOTLink II⑩ Transceiver
CYP15G0101DXB_11 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Single-channel HOTLink II Transceiver Compliant to multiple standards
CYP15G0101DXB_12 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Single-channel HOTLink IIa?￠ Transceiver
CYP15G0101DXB-BBC 功能描述:電信線(xiàn)路管理 IC Single Channel XCVR 1.5Gbps Bckplane COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*