- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367000 > CYP15G0101 (Cypress Semiconductor Corp.) Single-channel HOTLink Transceiver PDF資料下載
參數(shù)資料
| 型號： | CYP15G0101 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Single-channel HOTLink Transceiver |
| 中文描述： | 單通道的HOTLink收發(fā)器 |
| 文件頁數(shù)： | 65/78頁 |
| 文件大?。?/td> | 1555K |
| 代理商： | CYP15G0101 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
PRELIMINARY
Document #: 38-02044 Rev **
Page 65 of 78
RXMODE[1:0]
3-Level Select
[37]
Static Control Inputs
3-Level Select
[37]
Static Control Input
Receive Operating Mode. These inputs are interpreted to select one of nine operating
modes of the receive path. See
Table 21
for details.
Receive Clock Mode. Selects the receive clock-source used to transfer data to the out-
put registers.
When LOW, all four output registers are clocked by REFCLK. RXCLKB
+
and RXCLKD
+
outputs are disabled (High-Z), and RXCLKA
±
and RXCLKC
±
present buffered and de-
layed forms of REFCLK. This clocking mode is required for channel bonding across
multiple devices.
When MID, each RXCLKx
+
output follows the recovered clock for the respective chan-
nel, as selected by RXRATE.
When HIGH, and channel bonding is enabled in dual-channel mode (RX modes 3 and
5), RXCLKA
±
outputs the recovered clock from either receive channel A or receive
channel B as selected by RXCLKB+, and RXCLKC
+
outputs the recovered clock from
either receive channel C or receive channel D as selected by RXCLKD+. These output
clocks may operate at the character-rate or half the character-rate as selected by
RXRATE.
When HIGH and channel bonding is enabled in quad channel mode (RX modes 6 and
8), or if the receive channels are operated in independent mode (RX modes 0 and 2),
RXCLKA
+
and RXCLKC
+
output the recovered clock from receive channel A, B, C, or
D, as selected by RXCLKB+ and RXCLKD+. This output clock may operate at the char-
acter-rate or half the character-rate as selected by RXRATE.
Framing Character Select. Used to control the character or portion of a character used
for character framing of the received data streams.
When LOW, the framer looks for an 8-bit positive COMMA character in the data stream.
When MID, the framer looks for both positive and negative disparity versions of the 8-
bit COMMA character.
When HIGH, the framer looks for both positive and negative disparity versions of the
K28.5 character.
Reframe Mode Select. Used to control the type of character framing used to adjust the
character boundaries (based on detection of one or more framing characters in the data
stream). This signal operates in conjunction with the presently enabled channel bonding
mode, and the type of framing character selected.
When LOW, the low-latency framer is selected. This will frame on each occurrence of
the selected framing character(s) in the received data stream. This mode of framing
stretches the recovered clock for one or multiple cycles to align that clock with the
recovered data.
When MID, the Cypress-mode multi-byte parallel framer is selected. This requires a pair
of the selected framing character(s), on identical 10-bit boundaries, within a span of 50
bits, before the character boundaries are adjusted. The recovered character clock re-
mains in the same phasing regardless of character offset.
When HIGH, the alternate mode multi-byte parallel framer is selected. This requires
detection of the selected framing character(s) of the allowed disparities in the received
data stream, on identical 10-bit boundaries, on four directly adjacent characters. The
recovered character clock remains in the same phasing regardless of character offset.
Decoder Mode Select. This input selects the behavior of the decoder block.
When LOW, the decoder is bypassed and raw 10-bit characters are passed to the output
register.
When MID, the Cypress decoder table for Special Code characters is used.
When HIGH, the alternate decoder table for Special Code characters is used.
See
Table 30
for a list of the Special Codes supported in both encoded modes.
RXCKSEL
FRAMCHAR
3-Level Select
[37]
Static Control Input
RFMODE
3-Level Select
[37]
Static Control Input
DECMODE
3-Level Select
[37]
Static Control Input
Frequency Agile PSI
Name
Function
Signal Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYP15G0101DXB | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBC | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBI | Single-channel HOTLink Transceiver |
| CYPOSIC2GVC-K | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CYS25G0101DX | Physical Layer Devices |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYP15G0101DXA | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single Channel HOTLink II Transceiver |
| CYP15G0101DXA-BBC | 制造商:Cypress Semiconductor 功能描述:PHY 1-CH 100-Pin TBGA |
| CYP15G0101DXA-BBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single Channel HOTLink II Transceiver |
| CYP15G0101DXB | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II⑩ Transceiver |
| CYP15G0101DXB_11 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II Transceiver Compliant to multiple standards |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。