- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367000 > CYP15G0101 (Cypress Semiconductor Corp.) Single-channel HOTLink Transceiver PDF資料下載
參數(shù)資料
| 型號： | CYP15G0101 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Single-channel HOTLink Transceiver |
| 中文描述： | 單通道的HOTLink收發(fā)器 |
| 文件頁數(shù)： | 40/78頁 |
| 文件大?。?/td> | 1555K |
| 代理商： | CYP15G0101 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
PRELIMINARY
Document #: 38-02044 Rev **
Page 40 of 78
Channel Memory Timing Parameter Values
Description
200
Unit
Parameter
Dual-Port Asynchronous Mode Parameters
t
CHMAA
Channel memory access time. Delay from address change to read data out
t
CHMPWE
Write enable pulse width
t
CHMSA
Address set-up to the beginning of write enable
t
CHMHA
Address hold after the end of write enable with both signals from the same I/O block
t
CHMSD
Data set-up to the end of write enable
t
CHMHD
Data hold after the end of write enable
t
CHMBA
Channel memory asynchronous dual port address match (busy access time)
Dual-Port Synchronous Mode Parameters
Clock cycle time for flow through read and write operations (from macrocell register
through channel memory back to a macrocell register in the same cluster)
Clock cycle time for pipelined read and write operations (from channel memory
input register through the memory to channel memory output register)
t
CHMS
Address, data, and WE set-up time of pin inputs, relative to a global clock
t
CHMH
Address, data, and WE hold time of pin inputs, relative to a global clock
t
CHMDV1
Global clock to data valid on output pins for flow through data
t
CHMDV2
Global clock to data valid on output pins for pipelined data
t
CHMBDV
Channel memory synchronous dual-port address match (busy, clock to data valid)
t
CHMMACS1
Channel memory input clock to macrocell clock in the same cluster
t
CHMMACS2
Channel memory output clock to macrocell clock in the same cluster
t
MACCHMS1
Macrocell clock to channel memory input clock in the same cluster
t
MACCHMS2
Macrocell clock to channel memory output clock in the same cluster
Synchronous FIFO Data Parameters
t
CHMCLK
Read and write minimum clock cycle time
t
CHMFS
Data, read enable, and write enable set-up time relative to pin inputs
t
CHMFH
Data, read enable, and write enable hold time relative to pin inputs
Data access time to output pins from rising edge of read clock (read clock to data
valid)
t
CHMMACS
Channel memory FIFO read clock to macrocell clock for read data
t
MACCHMS
Macrocell clock to channel memory FIFO write clock for write data
t
CHMFO
Read or write clock to respective flag output at output pins
t
CHMMACF
Read or write clock to macrocell clock with FIFO flag
t
CHMFRS
Master Reset Pulse Width
t
CHMFRSR
Master Reset Recovery Time
t
CHMFRSF
Master Reset to Flag and Data Output Time
t
CHMSKEW1
Read/Write Clock Skew Time for Full Flag
t
CHMSKEW2
Read/Write Clock Skew Time for Empty Flag
t
CHMSKEW3
Read/Write Clock Skew Time for Boundary Flags
Internal Parameters
t
CHMCHAA
Asynchronous channel memory access time from input of channel memory to
output of channel memory
Min.
Max.
11
ns
ns
ns
ns
ns
ns
ns
6.0
2.0
1.0
6.0
0.5
9.0
t
CHMCYC1
10
ns
t
CHMCYC2
5.0
ns
3.3
0.0
ns
ns
ns
ns
ns
ns
ns
ns
ns
11
7.5
9.0
9.0
5.0
5.0
7.0
5.0
4.0
0.0
7.0
ns
ns
ns
t
CHMFRDV
5.0
5.0
11
9
5.0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
4.0
10.0
2.0
2.0
5.0
7.0
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYP15G0101DXB | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBC | Single-channel HOTLink Transceiver |
| CYP15G0101DXB-BBI | Single-channel HOTLink Transceiver |
| CYPOSIC2GVC-K | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CYS25G0101DX | Physical Layer Devices |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYP15G0101DXA | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single Channel HOTLink II Transceiver |
| CYP15G0101DXA-BBC | 制造商:Cypress Semiconductor 功能描述:PHY 1-CH 100-Pin TBGA |
| CYP15G0101DXA-BBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single Channel HOTLink II Transceiver |
| CYP15G0101DXB | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II⑩ Transceiver |
| CYP15G0101DXB_11 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II Transceiver Compliant to multiple standards |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。