參數(shù)資料
型號： CYP15G0101
廠商： Cypress Semiconductor Corp.
英文描述： Single-channel HOTLink Transceiver
中文描述： 單通道的HOTLink收發(fā)器
文件頁數(shù)： 16/78頁
文件大小： 1555K
代理商： CYP15G0101
CYP15G04K100V1-MGC
CYP15G04K200V2-MGC
PRELIMINARY
Document #: 38-02044 Rev **
Page 16 of 78
Timing Model
One important feature of the PSI family is the simplicity of its
timing. All combinatorial and registered/synchronous delays
are worst case and system performance is static (as shown in
the AC specs section) as long as data is routed through the
same horizontal and vertical channels.
Figure 12
illustrates the
true timing model for the 200-MHz devices.
For synchronous
clocking of macrocells, a delay is incurred from macrocell clock
to macrocell clock of separate Logic Blocks within the same
cluster, as well as separate Logic Blocks within different clus-
ters. This is shown as t
and t
in
Figure 12.
For combi-
natorial paths, any input to any output (from corner to corner
on the device), incurs a worst-case delay in the 100K gate PSI
regardless of the amount of logic or which horizontal and ver-
tical channels are used. This is the t
PD
shown in
Figure 12.
For
synchronous systems, the input set-up time to the output mac-
rocell register and the clock-to-output time are shown as the
parameters t
and t
shown in the
Figure 12.
These
measurements are for any output and synchronous clock, re-
gardless of the logic placement.
PSI features:
no dedicated vs. I/O pin delays
no penalty for using 0
–
16 product terms
no added delay for steering product terms
no added delay for sharing product terms
no output bypass delays
The simple timing model of the PSI family eliminates unexpect-
ed performance penalties.
Figure 12. Timing Model for 100K gate PSI Devices
Channel
RAM
4
GCLK[3:0]
LB 0
PIM
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
8 Kb
SRAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
8 Kb
SRAM
Channel
RAM
4
GCLK[3:0]
LB 0
PIM
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
RAM
4
LB 0
PIM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
GCLK[3:0]
LB 0
PIM
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
Channel
RAM
Cluster
Cluster
RAM
t
MCS
t
PD
t
SCS
t
MCCO
t
SCS2
相關PDF資料
PDF描述
CYP15G0101DXB Single-channel HOTLink Transceiver
CYP15G0101DXB-BBC Single-channel HOTLink Transceiver
CYP15G0101DXB-BBI Single-channel HOTLink Transceiver
CYPOSIC2GVC-K Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
CYS25G0101DX Physical Layer Devices
相關代理商/技術參數(shù)
參數(shù)描述
CYP15G0101DXA 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single Channel HOTLink II Transceiver
CYP15G0101DXA-BBC 制造商:Cypress Semiconductor 功能描述:PHY 1-CH 100-Pin TBGA
CYP15G0101DXA-BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single Channel HOTLink II Transceiver
CYP15G0101DXB 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II⑩ Transceiver
CYP15G0101DXB_11 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Single-channel HOTLink II Transceiver Compliant to multiple standards
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*