- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379891 > CL-PS7110 (Cirrus Logic, Inc.) Low-Power System-on-a-Chip PDF資料下載
參數(shù)資料
| 型號(hào)： | CL-PS7110 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | Low-Power System-on-a-Chip |
| 中文描述： | 低功耗系統(tǒng)級(jí)晶片 |
| 文件頁(yè)數(shù)： | 62/82頁(yè) |
| 文件大小： | 1101K |
| 代理商： | CL-PS7110 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)當(dāng)前第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)
DATA BOOK v1.5
May 1997
62
ELECTRICAL SPECIFICATIONS
CL-PS7110
Low-Power System-on-a-Chip
4.4
AC Characteristics
All characteristics are specified at
V
DD
= 3.0 to 3.6 volts and V
SS
= 0 volts over an operating temperature
of 0
°
C to +70
°
C. Parameters marked with an asterisk (*) are not fully tested.
Table 4-2.
AC Characteristics
Symbol
Parameter
MIN
MAX
Units
t
1
Falling CS to data bus High-Z
0*
25*
ns
t
2
Address change to valid write data
0
35
ns
t
3
DATA in to falling EXPCLK setup time
18
–
ns
t
4
DATA in to falling EXPCLK hold time
0
–
ns
t
5
EXPRDY to falling EXPCLK setup time
18
–
ns
t
6
Falling EXPCLK to EXPRDY hold time
0
50
ns
t
7
Rising NMWE to data invalid hold time
5
–
ns
t
8
Sequential data valid to falling NMWE setup time
10
10
ns
t
9
Row address to falling NRAS setup time
5
–
ns
t
10
Falling NRAS to row address hold time
25
–
ns
t
11
Column address to falling NCAS setup time
2
–
ns
t
12
Falling NCAS to column address hold time
25
–
ns
t
13
Write data valid to falling NCAS setup time
2
–
ns
t
14
Write data valid from falling NCAS hold time
50
–
ns
t
15
LCD CL2 low time
80
3,475
ns
t
16
LCD CL2 high time
80
3,475
ns
t
17
LCD Rising CL2 to rising CL1 delay
0
25
ns
t
18
LCD Falling CL1 to rising CL2
80
3,475
ns
t
19
LCD CL1 high time
80
3,475
ns
t
20
LCD Falling CL1 to falling CL2
200
6,950
ns
t
21
LCD Falling CL1 to FRM toggle
300
10,425
ns
t
22
LCD Falling CL1 to M toggle
10
20
ns
t
23
LCD Rising CL2 to display data change
10
20
ns
t
24
Falling EXPCLK to address valid
–
30
ns
t
25
Initial data valid to falling NMWE setup time
5
–
ns
t
EXTRD
Zero-wait-state memory read access time
70
–
ns
t
EXWR
Zero-wait-state memory write access time
70
–
ns
t
RC
DRAM cycle time
150
–
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CL-PS7111 | Low-Power System-on-a-Chip |
| CL-PS7111-VC-A | Low-Power System-on-a-Chip |
| CL-PS7500FE | System-on-a Chip for Internet Appliance |
| CL-SH8665 | Integrated ATA Drive microcontroller(集成ATA驅(qū)動(dòng)微控制器) |
| CL1431 | Precision Adjustable Shunt Reference |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CL-PS7110-VC-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7110-VI-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7111 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7111(208LQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| CL-PS7111(256PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。