- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379891 > CL-PS7110 (Cirrus Logic, Inc.) Low-Power System-on-a-Chip PDF資料下載
參數(shù)資料
| 型號(hào)： | CL-PS7110 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | Low-Power System-on-a-Chip |
| 中文描述： | 低功耗系統(tǒng)級(jí)晶片 |
| 文件頁數(shù)： | 12/82頁 |
| 文件大?。?/td> | 1101K |
| 代理商： | CL-PS7110 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
DATA BOOK v1.5
May 1997
12
FUNCTIONAL DESCRIPTION
CL-PS7110
Low-Power System-on-a-Chip
The CL-PS7110 design is optimized for low power dissipation at 3-V operation. At 18.432-MHz clock
speed, the device dissipates 66 mW during the ‘operating state’ (all oscillators and processor clock run-
ning), 15 mW in the ‘idle state’ (all oscillators running, but processor clock is halted), and 10-
μ
W in the
‘standby state’ (no display and the main oscillator is shut down). For a definition of the three states, refer
to the
Section 1.2.19 on page 27
.
The CL-PS7110 can interface to up to four banks of DRAM; each bank can be up to 256 Mbytes in size.
There is also an interface for two ROMs, each up to 256 Mbytes, and six expansion devices also up to
256 Mbytes. These expansion devices could be additional ROM or a PC Card controller. The CL-PS7110
has a built-in, high-speed (115 kbps) UART with Rx and Tx FIFOs, and also supports the IrDA SIR proto-
col.
The CL-PS7110 is fabricated with a 0.6-
μ
m CMOS process and is fully static. The CL-PS7110 is a 208-pin
VQFP with a body size of 28-mm square, a lead pitch of 0.5 mm, and a maximum thickness of 1.5 mm.
1.2
General
The CL-PS7110 is built around the ARM710A processor core. For a more detailed description of the
ARM710A, refer to the ARM710A Data Sheet (http://www.arm.com/). The principle functional blocks in
CL-PS7110 are:
G
ARM710A CPU core
G
Memory management unit from the ARM700 and ARM710 processors
G
8 Kbytes of unified instruction and data cache, plus a four-way set-associative cache controller
G
Interrupt and fast interrupt controller
G
Expansion and ROM interface giving 8
×
256-Mbyte expansion segments with independent wait state control
G
DRAM controller supporting Fast Page mode and self-refresh in Standby mode
G
36 bits of general-purpose peripheral I/O
G
Telephony codec interface and 16-byte FIFO
G
Programmable, 4-bits-per-pixel LCD controller, mapping the video buffer into the main DRAM
G
Full-duplex UART and two 16-byte FIFOs, plus logic to implement the IrDA SIR protocol, capable of speeds
up to 115 kbps
G
Two 16-bit general-purpose counter timers
G
A 32-bit realtime clock and comparator
G
DC-to-DC converter interface
G
System state control and power management
G
Synchronous serial interface for Microwire
or SPI
peripherals (such as ADCs)
G
Pin test and device-isolation logic
G
External tracing support for debug
G
Main oscillator and PLL (phase locked loop) to generate the system clock of 18.432 MHz from a 3.6864-MHz
crystal
G
A low-power 32.768-kHz oscillator
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CL-PS7111 | Low-Power System-on-a-Chip |
| CL-PS7111-VC-A | Low-Power System-on-a-Chip |
| CL-PS7500FE | System-on-a Chip for Internet Appliance |
| CL-SH8665 | Integrated ATA Drive microcontroller(集成ATA驅(qū)動(dòng)微控制器) |
| CL1431 | Precision Adjustable Shunt Reference |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CL-PS7110-VC-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7110-VI-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7111 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7111(208LQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| CL-PS7111(256PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。