參數(shù)資料
型號: CL-PS7110
廠商: Cirrus Logic, Inc.
英文描述: Low-Power System-on-a-Chip
中文描述: 低功耗系統(tǒng)級晶片
文件頁數(shù): 30/82頁
文件大?。?/td> 1101K
代理商: CL-PS7110
DATA BOOK v1.5
May 1997
30
FUNCTIONAL DESCRIPTION
CL-PS7110
Low-Power System-on-a-Chip
NSYSRES (Not System Reset)
NSYSRES is generated internally to the CL-PS7110 if NPOR, NPWRFL, or NURESET are active.
NSYSRES is the second-highest-priority reset signal, used to asynchronously reset most internal regis-
ters in the CL-PS7110. NSYSRES active forces RUN low. NSYSRES resets the CL-PS7110 and forces
it into the standby state with no cooperation from software; the ARM710A is also reset. The memory con-
troller places all DRAMs in Self-Refresh mode, preserving the contents through a system reset. This is
why the DRAM Refresh Period register is not cleared by a system reset.
RUN
The RUN signal is high when the CL-PS7110 is in the operating or idle states, and low when in the standby
state. The main system clock (MMCLK) is valid when RUN is high. RUN disables any peripheral block that
is clocked from the main oscillator.
In general, a system reset clears all registers and RUN disables all peripherals that require a main clock.
The following peripherals are disabled by a low level on RUN: UART (internal UART and IrDA SIR
encoder), LCD (LCD controller), DCPMP (DC-to-DC converter drive), codec (codec interface) and SSI
(synchronous serial interface).
相關(guān)PDF資料
PDF描述
CL-PS7111 Low-Power System-on-a-Chip
CL-PS7111-VC-A Low-Power System-on-a-Chip
CL-PS7500FE System-on-a Chip for Internet Appliance
CL-SH8665 Integrated ATA Drive microcontroller(集成ATA驅(qū)動微控制器)
CL1431 Precision Adjustable Shunt Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CL-PS7110-VC-A 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip
CL-PS7110-VI-A 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip
CL-PS7111 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip
CL-PS7111(208LQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
CL-PS7111(256PBGA) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC