參數資料
型號： CL-PS7110
廠商： Cirrus Logic, Inc.
英文描述： Low-Power System-on-a-Chip
中文描述： 低功耗系統(tǒng)級晶片
文件頁數： 51/82頁
文件大?。?/td> 1101K
代理商： CL-PS7110
May 1997
51
DATA BOOK v1.5
PROGRAMMING INTERFACE
CL-PS7110
Low-Power System-on-a-Chip
EINT2
External interrupt input 2. This interrupt is active if the NEINT2 input is active (low). It
is cleared by returning NEINT2 to the passive (high) state.
EINT3
External interrupt input 3. This interrupt is active if the EINT3 input is active (high) it
is cleared by returning EINT3 to the passive (low) state.
TC1OI
TC1 under-flow interrupt. This interrupt becomes active on the
next
falling edge of
the timer counter 1 clock after the timer counter has under-flowed (reached ‘0’). It is
cleared by writing to the TC1EOI location.
TC2OI
TC2 under-flow interrupt. This interrupt becomes active on the
next
falling edge of
the timer counter 2 clock after the timer counter has under-flowed (reached ‘0’). It is
cleared by writing to the TC2EOI location.
RTCMI
RTC compare match interrupt. This interrupt becomes active on the
next
rising edge
of the 1-Hz realtime clock (one second later) after the 32-bit time written to the real-
time clock match register exactly matches the current time in the RTC. It is cleared by
writing to the RTCEOI location.
TINT
64-Hz tick interrupt. This interrupt becomes active on every rising edge of the internal
64-Hz clock signal. This 64-Hz clock is derived from the 15-stage ripple counter that
divides the 32.768-kHz oscillator input down to 1 Hz for the realtime clock. This inter-
rupt is cleared by writing to the TEOI location.
UTXINT
Internal UART transmit FIFO half-empty interrupt. The function of this interrupt
source depends on whether the UART FIFO is enabled. If the FIFO is disabled
(FIFOEN bit is clear in the UART Bit Rate and Line Control register), this interrupt is
active when there is no data in the UART Tx Data Holding register, and cleared by
writing to the UART Data register. If the FIFO is enabled this interrupt is active when
the UART Tx FIFO is half or more empty, and is cleared by filling the FIFO to at least
half full.
URXINT
Internal UART receive FIFO half-full interrupt. The function of this interrupt source
depends on whether the UART FIFO is enabled. If the FIFO is disabled this interrupt
is active when there is valid Rx data in the UART Rx Data Holding register, and is
cleared by reading this data. If the FIFO is enabled this interrupt is active when the
UART Rx FIFO is half or more full or if the FIFO is non empty and no more characters
are received for a 3-character time-out period. It is cleared by reading all the data from
the Rx FIFO.
UMSINT
Internal UART modem status changed interrupt. This interrupt is active if either of the
two modem status lines (CTS or DSR) change state. It is cleared by writing to the
UMSEOI location.
SSEOTI
Synchronous serial interface end-of-transfer interrupt. This interrupt is active after a
complete data transfer to and from the external ADC has completed. It is cleared by
reading the ADC data from the SYNCIO register.
相關PDF資料
PDF描述
CL-PS7111 Low-Power System-on-a-Chip
CL-PS7111-VC-A Low-Power System-on-a-Chip
CL-PS7500FE System-on-a Chip for Internet Appliance
CL-SH8665 Integrated ATA Drive microcontroller(集成ATA驅動微控制器)
CL1431 Precision Adjustable Shunt Reference
相關代理商/技術參數
參數描述
CL-PS7110-VC-A 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip
CL-PS7110-VI-A 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip
CL-PS7111 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip
CL-PS7111(208LQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
CL-PS7111(256PBGA) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*