參數(shù)資料
型號： CL-PS7110
廠商： Cirrus Logic, Inc.
英文描述： Low-Power System-on-a-Chip
中文描述： 低功耗系統(tǒng)級晶片
文件頁數(shù)： 46/82頁
文件大?。?/td> 1101K
代理商： CL-PS7110
DATA BOOK v1.5
May 1997
46
PROGRAMMING INTERFACE
CL-PS7110
Low-Power System-on-a-Chip
MCDR
Media changed direct read. This bit reflects the non-latched status of the media
changed input.
DCDET
This bit is set if the main adapter is powering the system (the inverted state of the
NDCDET input pin).
WUDR
Wake-up direct read. This bit reflects the non-latched state of the wake-up signal.
WUON
This bit is set if the system is brought out of standby by a rising edge on the wake-up
signal. It is cleared by a system reset or by writing to the HALT or STDBY locations.
DID
Display ID nibble. This 4-bit nibble reflects the latched state of the four LCD data lines.
The state of the four LCD data lines is latched by the LCDEN bit and will always reflect
the last state of these lines before the LCD controller was enabled. These bits identify
the LCD display panel.
CTS
This bit reflects the current status of the clear to send (CTS) modem-control input to
the built-in UART.
DSR
This bit reflects the current status of the data set ready (DSR) modem control input
to the built-in UART.
DCD
This bit reflects the current status of the data carrier detect (DCD) modem control
input to the built in UART.
UBUSY
UART transmitter busy. This bit is set while the internal UART is busy transmitting
data, it is guaranteed to remain set until the complete byte has been sent, including
all stop bits.
NBFLG
New battery flag. This bit is set if a low-to-high transition has occurred on the
NBATCHG input; it is cleared by writing to the STFCLR location.
RSTFLG
Reset flag. This bit is set if the RESET button is pressed, forcing the NURESET input
low. It is cleared by writing to the STFCLR location.
PFFLG
Power fail flag. This bit is set if the system has been reset by the power fail input pin,
it is cleared by writing to the STFCLR location.
CLDFLG
Cold start flag. This bit is set if the CL-PS7110 has been reset with a power on reset;
it is cleared by writing to the STFCLR location.
RTCDIV
This 6-bit field reflects the number of 64-Hz ticks that have passed since the last
increment of the RTC. It is the output of the divide-by-64 chain that divides the 64-Hz
tick clock down to 1 Hz for the RTC. The MSB is the 32-Hz output, the LSB is the 1-
Hz output.
URXFE
UART receiver FIFO empty. The meaning of this bit depends on the state of the UFI-
FOEN bit in the UART Bit Rate and Line Control register. If the FIFO is disabled, this
bit is set when the Rx Holding register is empty. If the FIFO is enabled the URXFE bit
is set when the Rx FIFO is empty.
UTXFF
UART transmit FIFO full. The meaning of this bit depends on the state of the UFI-
FOEN bit in the UART Bit Rate and Line Control register. If the FIFO is disabled, this
bit is set when the Tx Holding register is full. If the FIFO is enabled the UTXFF bit is
set when the Tx FIFO is full.
相關(guān)PDF資料
PDF描述
CL-PS7111 Low-Power System-on-a-Chip
CL-PS7111-VC-A Low-Power System-on-a-Chip
CL-PS7500FE System-on-a Chip for Internet Appliance
CL-SH8665 Integrated ATA Drive microcontroller(集成ATA驅(qū)動(dòng)微控制器)
CL1431 Precision Adjustable Shunt Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CL-PS7110-VC-A 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip
CL-PS7110-VI-A 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip
CL-PS7111 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip
CL-PS7111(208LQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
CL-PS7111(256PBGA) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*