參數(shù)資料
型號(hào)： CL-PS7110
廠商： Cirrus Logic, Inc.
英文描述： Low-Power System-on-a-Chip
中文描述： 低功耗系統(tǒng)級(jí)晶片
文件頁(yè)數(shù)： 42/82頁(yè)
文件大?。?/td> 1101K
代理商： CL-PS7110
DATA BOOK v1.5
May 1997
42
PROGRAMMING INTERFACE
CL-PS7110
Low-Power System-on-a-Chip
3.2.3
PCDR — Port C Data Register
Values written to this 8-bit read/write register are output on the Port C pins if the corresponding data direc-
tion bits are set
low
(port output). Values read from this register reflect the external state of Port C, not
necessarily the value written to it. All bits are cleared by a system reset.
3.2.4
PDDR — Port D Data Register
Values written to this 8-bit read/write register are output on the Port D pins if the corresponding data direc-
tion bits are set
low
(port output). Values read from this register reflect the external state of Port C, not
necessarily the value written to it. All bits are cleared by a system reset.
3.2.5
PADDR — Port A Data Direction Register
Bits set in this 8-bit read/write register select the corresponding pin in Port A to become an output; clearing
a bit sets the pin to input. All bits are cleared by a system reset so that Port A is
input by default
.
3.2.6
PBDDR — Port B Data Direction Register
Bits set in this 8-bit read/write register select the corresponding pin in Port B to become an output; clearing
a bit sets the pin to input. All bits are cleared by a system reset so that Port A is
input by default
.
3.2.7
PCDDR — Port C Data Direction Register
Bits cleared in this 8-bit read/write register select the corresponding pin in Port C to become an output;
setting a bit sets the pin to input. All bits are cleared by a system reset so that Port C is
output by default
.
3.2.8
PDDDR — Port D Data Direction Register
Bits cleared in this 8-bit read/write register select the corresponding pin in Port D to become an output;
setting a bit sets the pin to input. All bits are cleared by a system reset so that Port D is
output by default
.
3.2.9
PEDR — Port E Data Register
Values written to this 4-bit read/write register are output on Port E pins if the corresponding data direction
bits are set high (port output). Values read from this register reflect the external state of Port E, not nec-
essarily the value written to it. All bits are cleared by a system reset.
3.2.10 PEDDR — Port E Data Direction Register
Bits set
in this 4-bit read/write register select the corresponding pin in Port E to become an output; clearing
a bit sets the pin to input. All bits are cleared by a system reset so that Port E is
input by default
.
相關(guān)PDF資料
PDF描述
CL-PS7111 Low-Power System-on-a-Chip
CL-PS7111-VC-A Low-Power System-on-a-Chip
CL-PS7500FE System-on-a Chip for Internet Appliance
CL-SH8665 Integrated ATA Drive microcontroller(集成ATA驅(qū)動(dòng)微控制器)
CL1431 Precision Adjustable Shunt Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CL-PS7110-VC-A 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip
CL-PS7110-VI-A 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip
CL-PS7111 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip
CL-PS7111(208LQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
CL-PS7111(256PBGA) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*