參數(shù)資料
型號: celeron CPU with Mobile Module
廠商: Intel Corp.
英文描述: processor Mobile Module Connector 2 (MMC-2) at 466 MHz and 433MHZ(工作頻率466和433兆赫茲帶連接器2處理器)
中文描述: 移動(dòng)處理器模塊連接器2(MMC管理- 2),466 MHz和433MHz的(工作頻率466和433兆赫茲帶連接器2處理器)
文件頁數(shù): 13/47頁
文件大小: 410K
代理商: CELERON CPU WITH MOBILE MODULE
Celeron
Processor Mobile Module MMC-2
at 466 MHz and 433 MHz
9
3.1.6
Processor/PIIX4E/M Sideband (8 Signals)
Table 6 lists the signals for the processor and the PIIX4E/M
sideband signals. The voltage level for these signals is
determined by V_CPUPU.
Table 6. Processor/PIIX4E/M Sideband Signal Descriptions
Voltage
Name
Type
Description
FERR#
O
CMOS
V_CPUPU
Numeric Coprocessor Error:
This pin functions as a FERR# signal supporting
coprocessor errors. This signal is tied to the coprocessor error signal on the processor
and is driven by the processor to the PIIX4E/M
IGNNE#
I D
CMOS
I D
CMOS
I D
CMOS
I D
CMOS
V_CPUPU
Ignore Error:
This open-drain signal is connected to the Ignore Error pin on the
processor and is driven by the PIIX4E/M.
INIT#
V_CPUPU
Initialization:
INIT# is asserted by the PIIX4E/Mto the processor for system
initialization. This signal is an open-drain.
INTR
V_CPUPU
Processor Interrupt:
INTR is driven by the PIIX4E/Mto signal the processor that an
interrupt request is pending and needs to be serviced. This signal is an open-drain.
NMI
V_CPUPU
Non-maskable Interrupt:
NMI is used to force a non-maskable interrupt to the
processor.
The PIIX4E/M ISA bridge generates a NMI when either SERR# or IOCHK# is
asserted, depending on how the NMI Status and Control Register is programmed. This
signal is an open-drain.
A20M#
I D
CMOS
I D
CMOS
V_CPUPU
Address Bit 20 Mask:
When enabled, this open-drain signal causes the processor to
emulate the address wraparound at one MB, which occurs on the Intel 8086 processor.
SMI#
V_CPUPU
System Management Interrupt:
SMI# is an active low synchronous output from the
PIIX4E/M that is asserted in response to one of many enabled hardware or software
events.
The SMI# open-drain signal can be an asynchronous input to the processor.
However, in this chip set SMI# is synchronous to PCLK.
STPCLK#
I D
CMOS
V_CPUPU
Stop Clock:
STPCLK# is an active low synchronous open-drain output from the
PIIX4E/M that is asserted in response to one of many hardware or software events.
STPCLK# connects directly to the processor and is synchronous to PCICLK.
When the
processor samples STPCLK# asserted, it responds by entering a low power state (Quick
Start). The processor will only exit this mode when this signal is deasserted.
相關(guān)PDF資料
PDF描述
Celeron Processor with mobile Celeron Processor Mobile Module MMC-1 at 400 MHz, 366 MHz, 333 MHz, and 300 MHz(工作頻率400,366,333,300和266兆赫茲帶移動(dòng)模塊和連接器1處理器)
celeron processor 32 bit Celeron Processor Mobile Module(32 位帶移動(dòng)模塊處理器)
CEM11C2 Dual Enhancement Mode Field Effect Transistor (N and P Channel)
CEM2005 Dual Enhancement Mode Field Effect Transistor(N and Channel)
CEM2030A Dual Enhancement Mode Field Effect Transistor(N and P Channel)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CELF001001J1 制造商:Panasonic Industrial Company 功能描述:FILTER
CELHK11-1REC5-59-3.00-AV-01-V 功能描述:CIRCUIT BRKR MAG-HYDR LEVER 3A 制造商:sensata technologies/airpax 系列:CEL 零件狀態(tài):有效 斷路器類型:磁性(液力延遲) 額定電流:3A 額定電壓 - AC:- 額定電壓 - DC:- 極數(shù):2 致動(dòng)器類型:搖臂 照明:- 照明電壓(標(biāo)稱值):- 安裝類型:面板安裝 標(biāo)準(zhǔn)包裝:1
CELHK11-1REC5-59-35.0-AV-01-V 功能描述:CIRCUIT BRKR MAG-HYDR LEVER 35A 制造商:sensata technologies/airpax 系列:CEL 零件狀態(tài):有效 斷路器類型:磁性(液力延遲) 額定電流:35A 額定電壓 - AC:- 額定電壓 - DC:- 極數(shù):2 致動(dòng)器類型:搖臂 照明:- 照明電壓(標(biāo)稱值):- 安裝類型:面板安裝 標(biāo)準(zhǔn)包裝:1
CELHK11-1REC5-71165-10-V 功能描述:CIRCUIT BREAKER MAG-HYDR LEVER 制造商:sensata technologies/airpax 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1
CELHK11-1REC5-71165-11-V 功能描述:CIRCUIT BREAKER MAG-HYDR LEVER 制造商:sensata technologies/airpax 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1