- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1903 > AT89C51SND2C-7FTUL (Atmel)IC 8051 MCU FLASH 64K MP3 100BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AT89C51SND2C-7FTUL |
| 廠商： | Atmel |
| 文件頁(yè)數(shù)： | 88/160頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC 8051 MCU FLASH 64K MP3 100BGA |
| 標(biāo)準(zhǔn)包裝： | 260 |
| 系列： | 89C |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 40MHz |
| 連通性： | I²C，IDE/ATAPI，MMC，SPI，UART/USART，USB |
| 外圍設(shè)備： | 音頻，I²S，MP3，PCM，POR，WDT |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲(chǔ)器容量： | 64KB（64K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 2.25K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 3.3 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 100-TFBGA |
| 包裝： | 托盤(pán) |
| 其它名稱： | AT89C51SND2C7FTUL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)當(dāng)前第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)
7-28
DS785UM1
Copyright 2007 Cirrus Logic
Raster Engine With Analog/LCD Integrated Timing and Interface
EP93xx User’s Guide
7
7.4.10 Video Timing
The video timing circuitry consists of a horizontal down counter and a vertical down counter.
Signal timing for a specific video format is generated by programmable values that are
compared to the count values.
An AC signal is generated to support either bias voltage switching for LCDs or a field
indicator for interlaced video. The An AC signal, if ACEN = ‘1’ in the “VideoAttribs” register, is
output on the P[17] pin. The toggle rate of the AC signal is selected by writing to the “ACRate”
register.
LCD shifting signals, XECL and YSCL, are generated to support simple LCDs. These signals,
if LCDEN = ‘1’ in the “VideoAttribs” register, are output on pixel data pins P[16] and P[15],
respectively. XECL is generated every 64 pixel clocks. YSCL is the inversion of HSYNCn.
The Raster Engine provides an end of frame interrupt, when enabled, to the interrupt
controller. This interrupt defines when the last information has been sent to the display for the
current frame. It indicates the start of an interval when changes can be made to the LUT or
source for the displayed image without affecting the display. It must be configured as an edge
triggered interrupt. Changes such as a new cursor location or a new screen image location
automatically change at this time, under hardware control. The interval for making LUT
changes, etc. without affecting the displayed image depends on the display’s technology. The
time duration is equal to the vertical blanking interval (VLinesTotal duration - VACTIVE
duration).
In addition, the programmable VCLR and HCLR fields in the “SigClrStr” register are used as
a secondary interrupt during normal operation, where the interrupt can be programmed to
trigger at any vertical and horizontal counter combination.
The frequency of the clock used for video timing and the entire video pipeline must meet the
requirements of the display type. The video clock frequency is selected by writing to the
VidClkDiv register (see Chapter 5). The video circuitry is targeted to run up to 132MHz. This
corresponds to a 1280 pixels by 1024 pixels display size, and non-interlaced video at a 80Hz
frame refresh.
Note: Total Bus/SDRAM bandwidth is shared between the Raster Engine and other device
controllers. The pixel depth, display size, and display refresh rate can be limited by the
Bus/SDRAM bandwidth that is available to the Raster Engine.
The programmed values for the video timing section of the raster engine are shown in
Signals". Independent horizontal and vertical down counters are used as a reference for all
other signals. The synchronization, blanking, and active video control signalling is generated
by comparing programmed values to the counters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT89C52-24PI | IC MICRO CTRL 24MHZ 40DIP |
| AT89C55WD-24AU | IC 8051 MCU FLASH 20K 44TQFP |
| AT89EB5114-TGSIL | IC 8051 MCU FLASH 4K 20SOIC |
| AT89LP214-20PU | MCU 8051 2K FLASH 20MHZ 14-PDIP |
| AT89LP216-20SU | MCU 8051 2K FLASH 20MHZ 16-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT89C51-W | 功能描述:8位微控制器 -MCU Microcontroller RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| AT89C52 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-Bit Microcontroller with 8K Bytes Flash |
| AT89C52_00 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 8K Bytes Flash |
| AT89C52_99 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 8K Bytes Flash |
| AT89C52-12AA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-Bit Microcontroller with 8K Bytes Flash |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。